Schematic Design Review and Corrections

flux

6:53

General
Project
Schematic

Using Schematic Tool.

Below is a focused, schematic-level review based on what is explicitly present in your schematic and nets. Per Flux knowledge base guidance, I’m evaluating only observable connectivity, values, and properties—no speculation—while highlighting actionable corrections.
Electrical and logical issues
  • ESP32 IO0 shorted to MCLK via 0Ω links:
    • R24 (0Ω) ties Net 10 (ESP IO0/BOOT) to Net 43, and R16 (0Ω) ties Net 43 to Net 75 (MCLK), effectively bridging IO0 boot-strap to MCLK.
    • Corrections:
      • Remove or DNP R24 or R16 to eliminate the IO0–MCLK connection.
      • Add a pull-up from IO0 (Net 10) to 3V3 (e.g., 10kΩ Resistor) so the module boots normally; retain the BOOT switch to ground as implemented.
  • MCLK has no source:
    • Net 75 has IC2, C21, and R16 but is not driven by any MCU pin or oscillator. I2S_MCLK portals exist but are not connected.
    • Correction: Connect MCLK to its intended clock source (ESP32 pin or external clock). Remove the tie to IO0 (see above).
  • Codec line outputs not connected to amplifier inputs:
    • OUTP path: IC2 → C33 to GND and series C35 → Net 67 (floating; only [C35:P1] present).
    • OUTN path: IC2 → C32 to GND and series C34 → Net 66 (floating).
    • Corrections:
      • Connect C35 and C34 to the intended input nets (e.g., OUTP and OUTN).
  • Microphones not connected to codec:
    • MK1 (Net 73/Net 74) and MK2 (Net 112/Net 111) are single-node nets with no connection to IC2.
    • Corrections:
      • Wire MIC_P/MIC_N nets to IC2. If bias is required, connect the intended MICBIAS net accordingly.
  • Microphone power unpowered:
    • Net 77 supplies MK1 and MK2 but is not tied to any power rail.
    • Correction: Connect Net 77 to 3V3 (or the intended rail).
  • PFET gate floats when VBUS absent:
    • Q3 (Net 54) is only pulled to VBUS via R17. When VBUS is off, the gate is left floating.
    • Correction: Add a resistor from gate to battery (Net 15) or to source (Net 52) to define the PFET state with no VBUS.
  • Possible reverse current path (verify orientation):
    • Q3 is on Net 52 (system/LDO VIN) and Q3 is on Net 15 (battery). This orientation can allow body-diode backfeed from system to battery.
    • Correction: Verify PFET orientation for ideal-diode/high-side use; typical is source at the higher-potential source (battery) and drain toward the system.
  • Floating and unused nets to clean:
    • Net 67 (only C35), Net 66 (only C34), Net 22 (no connections), Net 73/74/111/112 (mics), and others like Net 6/40 (ESP analog inputs) appear not used or single-node.
    • Correction: Connect or remove as intended to avoid ambiguity.
Component-level review
  • ESP32 EN/BOOT handling:
    • EN has proper pull-up R1=10k and RC (C7, C11) to GND. Good.
    • IO0 is missing a pull-up to 3V3; it is instead linked to MCLK via 0Ω (see above).
    • Corrections:
      • Add IO0 pull-up (e.g., 10kΩ Resistor) to Net 10; break the tie to MCLK.
  • Codec control and clocks:
    • IC2 is strapped low via R8=10k to GND and is not MCU-controlled. There is a note “CE=0; I2C Address = 0x18.” If address/config strap is intended, ok; otherwise route CE to a GPIO.
    • Multiple 33Ω series resistors present on digital audio lines (R10, R11, R12, R13, R14, R15). Good.
    • Small shunt capacitors to GND on clock/data lines (C21, C22, C23, C24, C25, C19, C20) create RC filters with the 33Ω series elements; confirm this is intentional for EMI. If not, remove/shrink these shunt caps.
  • USB-C and UART bridge:
    • CC resistors correctly present: R2=5.1k to GND for CC1 and R3=5.1k for CC2.
    • ESD/TVS protection present: D2 on D+/D- and VBUS.
    • No series resistors on D+/D- between USB1 and IC1 observed; if the bridge or layout requires them, add per IC guidance.
    • R18=100k from VBUS to GND provides a continuous bleed; confirm that constant VBUS load is desired.
  • Battery charger and indicators:
    • U3 wiring is consistent: VCC/CE to VBUS (Net 53), BAT to Net 15/battery connector BAT, charge/status LEDs CHRG/STDB via R23/R22.
    • PROG (R20=1k) and TEMP (R21=0Ω) tied appropriately; verify TEMP strap per your device requirements.
  • LDO and decoupling:
    • U1 has input cap C5 and output bulk/decoupling (C3, C4, C1, C2, C6, C8). Good.
Power and signal integrity
  • PFET high-side control ambiguity:
    • With Q3 floating when VBUS is absent, system power behavior on battery is undefined. Add a defined pull (see above).
  • MCLK integrity:
    • C21 shunts MCLK to GND; unless intentionally filtering, this adds capacitive load. Once MCLK is sourced, verify signal margins with the 33Ω series ([R16 path removed]).
  • USB shield bonding:
    • USB1 is tied directly to the main ground net (“”); confirm this is intended for your EMI/ESD strategy.
Schematic best practices and clarity
  • Unlabeled nets:
    • The main ground net is unnamed (“”) and many signals are “Net XX.” Assign explicit net labels for key rails and signals (GND, 3V3, BAT, MCLK, LRCK, BCLK, SD, etc.) to improve readability and reduce mistakes.
  • Orphan portals and placeholders:
    • Several net portals (e.g., ESP32_SDA, ESP32_SCL, I2S_MCLK) don’t tie into active nets. Remove or connect as intended.
    • Clean up Net 22 and other single-node nets if unused.
Actionable corrections summary
  1. Break the IO0–MCLK short by DNP/removing R24 or R16; add IO0 pull-up to 3V3 (e.g., 10kΩ Resistor).
  2. Connect MCLK (Net 75) to its intended source; review/removal of C21 if not required.
  3. Connect C35 and C34 to OUTP/OUTN inputs; remove floating nets 66/67.
  4. Wire MK1/MK2 MIC_P/MIC_N to IC2; power Net 77 from 3V3.
  5. Add a defined pull for Q3 so it’s not floating without VBUS; verify PFET orientation to avoid body-diode backfeed to battery.
  6. If unneeded, remove shunt caps on audio/control lines (C22, C24, C25, C19, C20, C21).
  7. Confirm intent of R18=100k VBUS-to-GND bleed; remove if not needed.
  8. Name key nets and remove unused portals/nets to improve clarity and reduce risk.
If you want, I can prepare a precise set of edits (remove jumpers, add pull-up, connect MCLK/OUTP/OUTN/MICs, add PFET gate pull) as a small batch for you to review before we execute.
Break IO0–MCLK link
Find pull-up resistor
Add IO0 pull-up
Connect MCLK to ESP32
Wire codec outputs
99 days

Ready.

Sign up to send
R20
Resistance
1k Ω
Tolerance
1 %
R21
Resistance
0 Ω
U3
  • Ground
    Ground
    A common return path for electric current. Commonly known as ground.
    jharwinbarrozo
    20.5M
  • Net Portal
    Net Portal
    Wirelessly connects nets on schematic. Used to organize schematics and separate functional blocks. To wirelessly connect net portals, give them same designator. #portal
    jharwinbarrozo
    43.0M
  • Power Net Portal
    Power Net Portal
    Wirelessly connects power nets on schematic. Identical to the net portal, but with a power symbol. Used to organize schematics and separate functional blocks. To wirelessly connect power net portals, give them the same designator. #portal #power
    jharwinbarrozo
    11.4M
  • Generic Resistor
    Generic Resistor
    A generic fixed resistor for rapid developing circuit topology. Save precious design time by seamlessly add more information to this part (value, footprint, etc.) as it becomes available. Standard resistor values: 1.0Ω 10Ω 100Ω 1.0kΩ 10kΩ 100kΩ 1.0MΩ 1.1Ω 11Ω 110Ω 1.1kΩ 11kΩ 110kΩ 1.1MΩ 1.2Ω 12Ω 120Ω 1.2kΩ 12kΩ 120kΩ 1.2MΩ 1.3Ω 13Ω 130Ω 1.3kΩ 13kΩ 130kΩ 1.3MΩ 1.5Ω 15Ω 150Ω 1.5kΩ 15kΩ 150kΩ 1.5MΩ 1.6Ω 16Ω 160Ω 1.6kΩ 16kΩ 160kΩ 1.6MΩ 1.8Ω 18Ω 180Ω 1.8KΩ 18kΩ 180kΩ 1.8MΩ 2.0Ω 20Ω 200Ω 2.0kΩ 20kΩ 200kΩ 2.0MΩ 2.2Ω 22Ω 220Ω 2.2kΩ 22kΩ 220kΩ 2.2MΩ 2.4Ω 24Ω 240Ω 2.4kΩ 24kΩ 240kΩ 2.4MΩ 2.7Ω 27Ω 270Ω 2.7kΩ 27kΩ 270kΩ 2.7MΩ 3.0Ω 30Ω 300Ω 3.0KΩ 30KΩ 300KΩ 3.0MΩ 3.3Ω 33Ω 330Ω 3.3kΩ 33kΩ 330kΩ 3.3MΩ 3.6Ω 36Ω 360Ω 3.6kΩ 36kΩ 360kΩ 3.6MΩ 3.9Ω 39Ω 390Ω 3.9kΩ 39kΩ 390kΩ 3.9MΩ 4.3Ω 43Ω 430Ω 4.3kΩ 43KΩ 430KΩ 4.3MΩ 4.7Ω 47Ω 470Ω 4.7kΩ 47kΩ 470kΩ 4.7MΩ 5.1Ω 51Ω 510Ω 5.1kΩ 51kΩ 510kΩ 5.1MΩ 5.6Ω 56Ω 560Ω 5.6kΩ 56kΩ 560kΩ 5.6MΩ 6.2Ω 62Ω 620Ω 6.2kΩ 62KΩ 620KΩ 6.2MΩ 6.8Ω 68Ω 680Ω 6.8kΩ 68kΩ 680kΩ 6.8MΩ 7.5Ω 75Ω 750Ω 7.5kΩ 75kΩ 750kΩ 7.5MΩ 8.2Ω 82Ω 820Ω 8.2kΩ 82kΩ 820kΩ 8.2MΩ 9.1Ω 91Ω 910Ω 9.1kΩ 91kΩ 910kΩ 9.1MΩ #generics #CommonPartsLibrary
    jharwinbarrozo
    1.5M
  • Generic Capacitor
    Generic Capacitor
    A generic fixed capacitor ideal for rapid circuit topology development. You can choose between polarized and non-polarized types, its symbol and the footprint will automatically adapt based on your selection. Supported options include standard SMD sizes for ceramic capacitors (e.g., 0402, 0603, 0805), SMD sizes for aluminum electrolytic capacitors, and through-hole footprints for polarized capacitors. Save precious design time by seamlessly add more information to this part (value, footprint, etc.) as it becomes available. Standard capacitor values: 1.0pF 10pF 100pF 1000pF 0.01uF 0.1uF 1.0uF 10uF 100uF 1000uF 10,000uF 1.1pF 11pF 110pF 1100pF 1.2pF 12pF 120pF 1200pF 1.3pF 13pF 130pF 1300pF 1.5pF 15pF 150pF 1500pF 0.015uF 0.15uF 1.5uF 15uF 150uF 1500uF 1.6pF 16pF 160pF 1600pF 1.8pF 18pF 180pF 1800pF 2.0pF 20pF 200pF 2000pF 2.2pF 22pF 20pF 2200pF 0.022uF 0.22uF 2.2uF 22uF 220uF 2200uF 2.4pF 24pF 240pF 2400pF 2.7pF 27pF 270pF 2700pF 3.0pF 30pF 300pF 3000pF 3.3pF 33pF 330pF 3300pF 0.033uF 0.33uF 3.3uF 33uF 330uF 3300uF 3.6pF 36pF 360pF 3600pF 3.9pF 39pF 390pF 3900pF 4.3pF 43pF 430pF 4300pF 4.7pF 47pF 470pF 4700pF 0.047uF 0.47uF 4.7uF 47uF 470uF 4700uF 5.1pF 51pF 510pF 5100pF 5.6pF 56pF 560pF 5600pF 6.2pF 62pF 620pF 6200pF 6.8pF 68pF 680pF 6800pF 0.068uF 0.68uF 6.8uF 68uF 680uF 6800uF 7.5pF 75pF 750pF 7500pF 8.2pF 82pF 820pF 8200pF 9.1pF 91pF 910pF 9100pF #generics #CommonPartsLibrary
    jharwinbarrozo
    1.5M
  • Generic Inductor
    Generic Inductor
    A generic fixed inductor for rapid developing circuit topology. *You can now change the footprint and 3D model at the top level anytime you want. This is the power of #generics
    jharwinbarrozo
    15.2k
  • Terminal
    Terminal
    An electrical connector acting as reusable interface to a conductor and creating a point where external circuits can be connected.
    natarius
  • RMCF0805JT47K0
    RMCF0805JT47K0
    47 kOhms ±5% 0.125W, 1/8W Chip Resistor 0805 (2012 Metric) Automotive AEC-Q200 Thick Film #forLedBlink
    jharwinbarrozo
    1.2M
  • 875105359001
    875105359001
    10uF Capacitor Aluminum Polymer 20% 16V SMD 5x5.3mm #forLedBlink #commonpartslibrary #capacitor #aluminumpolymer #radialcan
    jharwinbarrozo
    1.2M
  • CTL1206FYW1T
    CTL1206FYW1T
    Yellow 595nm LED Indication - Discrete 1.7V 1206 (3216 Metric) #forLedBlink
    jharwinbarrozo
    1.1M

Inspect

Tiny airwires make me crazy Error

Tiny airwires make me crazy Error
Created
Last updated by vasy_skral
1 Contributor(s)
vasy_skral

Controls

Properties

Availability & Pricing

DistributorQty 1
Arrow$2.15–$4.22
Digi-Key$3.95–$18.64
LCSC$3.02–$3.84
Mouser$14.25
TME$7.70
Verical$2.67–$529.97

Assets