Schematic Build Update
BL_PWM is reserved but the power stage remains intentionally incomplete.Text
USB-C J1 ├─ CC1/CC2 -> independent 5.1k Rd -> GND ├─ D-/D+ -> USBLC6-2 -> ESP32-S3 GPIO19/20 native USB └─ VBUS -> BQ24074 IN Protected 1-cell LiPo -> BQ24074 BAT Pack 10k NTC -> J5 -> BQ24074 TS (active) BQ24074 OUT/VSYS -> TPS63020 -> 3V3 ├─ ESP32-S3 + I2C peripherals/haptic └─ TLV70028 -> DISP_2V8 ESP32 GPIO10..17 -> SN74AXC8T245 -> LCD D0..D7 ESP32 GPIO18/21/47/48 -> SN74AXC4T245 -> WR/DC/CS/RESET DISP_2V8 -> ER-TFT028A3-4 VDDI/VCI ER-TFT028A3-4 <-> ER-CON50HT-1 J3, 50-pin 0.50mm top-contact ZIF BL_PWM GPIO7 -> test point; backlight current stage BLOCKED pending authoritative LED electrical data Shared I2C GPIO8/9 -> DRV2605L, MAX17048, RV-3028-C7, VEML7700 Reserved GPIO4/5 -> future exact LSM6DS3TR-C INT1/INT2 (part/CAD BLOCKED) Charger CHG/PGOOD -> GPIO43/44