AP6256 Part Review

Created a project doc

AP6256 Part Review

View Document
Date: 2026-07-15 Project: AP6256

flux

Completed the AP6256 part review and created the detailed report: AP6256 Part Review. The Datasheet URL was already present, so I did not change it; I also filed an internal part-quality report for the footprint and metadata issues.
Open items:
  • Pin 29 name mismatch: 29_SDIO_VSEL_I vs datasheet SDIO_VSEL.
  • Pin Type and Pin Description metadata are missing/incomplete.
  • Footprint edge pads are undersized vs the datasheet PCB land recommendation.
  • TP pads and peripheral keepout guidance may need footprint updates.
Suggested next steps:
  1. Rename pin 29 to SDIO_VSEL.
  2. Populate pin types/descriptions from the datasheet.
  3. Update the footprint land pattern to the datasheet-recommended pad sizes.
  4. Add/represent the 1–1.5 mm peripheral keepout guidance.
A

adrian95

Populate Pin Type and Pin Description for every terminal from the datasheet.

flux

I’ll update every AP6256 terminal with datasheet-derived Pin Type and Pin Description, then re-read the symbol to verify the metadata is populated.

flux

Populated Pin Type and Pin Description for all 47 AP6256 terminals from the datasheet and verified the updates in the schematic.
Open items:
  • Pin 29 is still named 29_SDIO_VSEL_I; previous review flagged that it should be renamed to SDIO_VSEL.
  • Footprint land-pattern issues from the prior review remain unchanged.
Suggested next steps:
  1. Rename pin 29 to SDIO_VSEL.
  2. Update the footprint pad sizes to match the datasheet land pattern.
  3. Add the recommended module keepout guidance.
A

adrian95

Rename pin 29, update the footprint pad sizes, add keepout guidance, then run DRC.

flux

Renamed pin 29 to SDIO_VSEL, resized the 44 perimeter pads to 0.70 × 1.33 mm, and resized TP1–TP3 to Ø0.80 mm. Added a 1.0 mm component keepout around the pad-defined module boundary.
DRC completed with no errors or warnings.
Sign up to send

Files

Pins

Symbol

Layout

3D View

NC_5
Pin Number
32
WL_HOST_WAKE
Pin Number
13
WL_BT_ANT
Pin Number
2
NC_2
Pin Number
5
GPIO_6
Pin Number
37
PCM_IN
Pin Number
27
XTAL_IN
Pin Number
10
UART_RTS_N
Pin Number
41
WL_REG_ON
Pin Number
12
BT_HOST_WAKE
Pin Number
7
GND_5
Pin Number
33
GND_4
Pin Number
31
XTAL_OUT
Pin Number
11
VDDIO
Pin Number
22
TP3(NC)
Pin Number
TP3
SDIO_DATA_3
Pin Number
15
GND_2
Pin Number
3
PCM_SYNC
Pin Number
28
BT_REG_ON
Pin Number
34
VBAT
Pin Number
9
SDIO_DATA_2
Pin Number
14
NC_1
Pin Number
4
GPIO_3
Pin Number
38
SDIO_DATA_1
Pin Number
19
SDIO_DATA_CLK
Pin Number
17
NC_3
Pin Number
8
GND_1
Pin Number
1
SDIO_VSEL
Pin Number
29
LPO
Pin Number
24
UART_CTS_N
Pin Number
44
PCM_CLK
Pin Number
26
SDIO_DATA_CMD
Pin Number
16
BT_WAKE
Pin Number
6
VIN_LDO_OUT
Pin Number
21
TP1(NC)
Pin Number
TP1
TP2(NC)
Pin Number
TP2
GND_3
Pin Number
20
GPIO_5
Pin Number
39
NC_4
Pin Number
30
NC_6
Pin Number
35
GND_6
Pin Number
36
SDIO_DATA_0
Pin Number
18
UART_TXD
Pin Number
42
UART_RXD
Pin Number
43
PCM_OUT
Pin Number
25
VIN_LDO
Pin Number
23
GPIO_2
Pin Number
40
Name
Pin #
Type
Part Type
Pin Description
Pin Orientation
GND_1
1
Ground
Terminal
Ground connections
Bottom
WL_BT_ANT
2
Bi-Directional
Terminal
RF I/O port
GND_2
3
Ground
Terminal
Ground connections
Bottom
NC_1
4
Not Connected
Terminal
Floating; do not connect to ground
NC_2
5
Not Connected
Terminal
Floating; do not connect to ground
BT_WAKE
6
Input
Terminal
Host wake-up input for Bluetooth device
BT_HOST_WAKE
7
Output
Terminal
Bluetooth device wake-up output to host
NC_3
8
Not Connected
Terminal
Floating; do not connect to ground
VBAT
9
Power In
Terminal
Main power voltage source input
Top
XTAL_IN
10
Input
Terminal
Crystal input
XTAL_OUT
11
Output
Terminal
Crystal output
WL_REG_ON
12
Input
Terminal
Power up/down control for internal regulators used by WiFi section
WL_HOST_WAKE
13
Output
Terminal
WLAN wake-up output to host
SDIO_DATA_2
14
Bi-Directional
Terminal
SDIO data line 2
SDIO_DATA_3
15
Bi-Directional
Terminal
SDIO data line 3
SDIO_DATA_CMD
16
Bi-Directional
Terminal
SDIO command line
SDIO_DATA_CLK
17
Bi-Directional
Terminal
SDIO clock line
SDIO_DATA_0
18
Bi-Directional
Terminal
SDIO data line 0
SDIO_DATA_1
19
Bi-Directional
Terminal
SDIO data line 1
GND_3
20
Ground
Terminal
Ground connections
Bottom
VIN_LDO_OUT
21
Power Out
Terminal
Internal buck voltage generation pin
Top
VDDIO
22
Power In
Terminal
I/O voltage supply input
Top
VIN_LDO
23
Power In
Terminal
Internal buck voltage generation pin
Top

AP6256