Pin Function Grouping

Assign a Terminal Order from 1 to 10, starting with Power. Power should be Terminal Order 1, and Ground should be last, Terminal Order 10. For Orientation, set Power to "Top" and Ground to "Bottom." For the remaining sections/groups, you may decide the Terminal Order and Orientation yourself. For Orientation, distribute them between "Left" and "Right" — don't put everything on one side. Each group/section should have a different orientation.
I’ll assign the ten functional groups a 1–10 order with Power first and Ground last, then alternate the remaining groups between Left and Right while keeping Power on Top and Ground on Bottom.
Updated all 65 pins with group-level Terminal Orders 1–10:
  • Power: 1 / Top
  • Ground: 10 / Bottom
  • Remaining groups: orders 2–9, distributed between Left and Right orientations.
Review symbol layout
Check pin functions
Create symbol preview

No files yet

Documents

    Documents are markdown text files which describe project goals, capture details, or even simulation outputs.

    Assets

    AD9690BCPZ-1000

    AD9690BCPZ-1000

    AD9690BCPZ-1000.stp3D Model

    AD9690BCPZ-1000

    AD9690BCPZ-1000 Symbol.svgDefault
    AD9690BCPZ-1000-thumb.png

    AD9690BCPZ-1000-thumb.png

    AD9690BCPZ-1000-thumbThumbnail

    AD9690BCPZ-1000

    QFN50P900X900X80-65N-D.kicad_modFootprint

    AD9690BCPZ-1000

    AD9690BCPZ-1000 thumbnail
    14-Bit 1 GSPS High-Speed Pipeline Analog-to-Digital Converter (ADC) – High-performance ADC designed for software-defined radios (SDR), radar systems, communications equipment, satellite receivers, instrumentation, signal intelligence, wideband data acquisition, and high-speed embedded processing. The Analog Devices AD9690BCPZ-1000 provides 14-bit resolution with a maximum sampling rate of 1 GSPS, using a differential analog input and JESD204B serial digital output for high-speed connection to an FPGA or other high-performance digital processing device.
    It supports an approximately 2 GHz full-power analog input bandwidth, programmable differential input termination of 50 Ω, 100 Ω, 200 Ω, or 400 Ω, an integrated voltage reference, differential clock input, and flexible JESD204B lane configurations. At 1 GSPS, typical total power consumption is around 2 W. The device also includes two integrated wideband digital processing paths, including NCO and cascaded half-band filtering, which can reduce the amount of data that needs to be processed downstream.
    The AD9690BCPZ-1000 uses a 64-lead LFCSP package (9 × 9 mm), operates over −40°C to +85°C, and is listed by DigiKey as active. It is particularly well suited for systems where a high-speed ADC needs to interface directly with an FPGA through JESD204B, such as the AMD Kintex UltraScale+ FPGA you provided earlier.

    Properties

    AD9690BCPZ-1000

    Analog Devices

    Integrated Circuit

    IC

    TO

    parametric-v1

    Pricing & Availability

    DPN

    Stock

    Qty 1

    1

    0

    $596.47

    Controls