Chat
Welcome to Flux
Treat Flux like your intern. Tell it what you'd like to build and it'll get to work. You can also ask it questions, brainstorm ideas, and teach it your preferences. Learn More
Ready.
Table
| Pin Number | Pin Name | Function |
|---|---|---|
| 1 | Q5 | Output 5 |
| 2 | Q1 | Output 1 |
| 3 | Q0 | Output 0 |
| 4 | Q2 | Output 2 |
| 5 | Q6 | Output 6 |
| 6 | Q7 | Output 7 |
| 7 | Q3 | Output 3 |
| 8 | VSS | Ground |
| 9 | Q8 | Output 8 |
| 10 | Q4 | Output 4 |
| 11 | Q9 | Output 9 |
| 12 | CARRY OUT | Carry Out - Goes high after the last output goes high; used to cascade CD4017B ICs |
| 13 | CLOCK INHIBIT | Inhibits clock when high |
| 14 | CLOCK | Clock input (Advances the count on the rising edge) |
| 15 | RST | Reset - Resets the counter to zero when low |
| 16 | VDD | Positive Supply Voltage |
Reviews
Properties
Properties describe core aspects of the project.
Pricing & Availability
Distributor | Qty 1 |
|---|---|
Digi-Key | $0.97–$1.91 |
LCSC | $0.41–$4.73 |
Mouser | $1.81 |
Assets
No assets added.
Controls
Welcome 👋
Flux accelerates your PCB design with AI.
Create your account to start using this component and bring your ideas to life.
maxwofford
copilot
CLOCK_INnet that is connected toJ1:Pin_2. However, it's unclear how this clock source is actually configured or where its signal is coming from. Ensure that your clock source provides appropriate logic levels and frequency for the CD4017BE ICs.U1andU2). To achieve a divide-by-60 functionality, the counters must be connected in a cascaded configuration. However, details on how these ICs are interconnected are not provided. Normally, you would connectU1:12 / CARRY OUTtoU2:14 / CLOCKfor sequential counting.CLOCK_RESETnet is mentioned, connected toJ1:Pin_3, indicating a reset functionality. For a proper reset mechanism, this net should be properly connected toU1:15 / RSTandU2:15 / RST.CLOCK_60_OUT, but without clear details on how the output is generated from the counters. For a divide-by-60 counter, you typically would take the output from the second counter (U2), implying you want the cycle to complete every 60 input clock pulses. You'll likely need to define how you encode a "60 count" across the two counters.Powernets are mentioned, but there's no clear indication of their connections to the ICs. BothU1andU2should be connected to a power supply (VDD) and ground (VSS). Typically, this involvesU1:16 / VDDandU2:16 / VDDto your positive supply, andU1:8 / VSSandU2:8 / VSSto ground.