Part Review and Datasheet Update


I found this is a part-symbol/footprint project for Rockchip RK809-5, not an assembled schematic: it contains 69 terminal pins and no normal BOM components. I found Rockchip RK809 datasheet Rev 2.4 and will use it as the reference source for the part review.
Completed the RK809-5 part review and added the datasheet/metadata to the project properties. I created the full detailed report here: RK809-5 Part Review.
Key flags: the QFN-68-EP(7x7) footprint and 69-pad count match the datasheet, but pins 42/43 are named MIC1N/MIC1P while the datasheet table uses MICIN/MICIP, and most pins still have unspecified pin types/descriptions. The footprint uses a single large exposed-pad paste area; I’d recommend segmented paste and board-level thermal vias for robust assembly/thermal performance.
Set the pin type and datasheet-based pin description for every terminal. Group all terminals into logical symbol sections according to their functions and the datasheet recommendations. Ensure that pin names, pin numbers, pin types, descriptions, and section assignments are fully consistent with the official datasheet.
I’ll update every RK809-5 terminal with datasheet pin type, pin description, and section assignment, rename the microphone pins to the datasheet table names, then verify the terminal set afterward.
Done. I updated all 69 RK809-5 terminals with datasheet-based pin numbers, standard pin types, pin descriptions, and single logical section assignments.
I also renamed MIC1N → MICIN and MIC1P → MICIP to match the official datasheet pin table. Verification passed for terminal, terminal pin-number, and missing-property part review checks with no open warnings/errors.
Update review report
Check footprint mapping
Run full review
Improve EPAD footprint

Name
Pin #
Type
Part Type
Pin Description
Section
SCL
1
Input
Terminal
I2C clock input
Digital Control Interface
SDA
2
Bi-Directional
Terminal
I2C data input and output
Digital Control Interface
LDO7
3
Power Out
Terminal
LDO7 output
LDO Regulators
VCC7
4
Power In
Terminal
Power supply of LDO7/8/9
LDO Regulators
LDO8
5
Power Out
Terminal
LDO8 output
LDO Regulators
LDO9
6
Power Out
Terminal
LDO9 output
LDO Regulators
INT
7
Open Collector
Terminal
Interrupt request pin, open drain
Digital Control Interface
FB2
8
Input
Terminal
Output feedback voltage of buck2
Buck Regulators
SW2
9
Output
Terminal
Switching node of buck2
Buck Regulators
VCC2
10
Power In
Terminal
Power supply of buck2
Buck Regulators
VCC1
11
Power In
Terminal
Power supply of buck1
Buck Regulators
SW1
12
Output
Terminal
Switching node of buck1
Buck Regulators
FB1
13
Input
Terminal
Output feedback voltage of buck1
Buck Regulators
LRCLK
14
Bi-Directional
Terminal
The I2S framing clock
Audio Digital Interface
BCLK
15
Bi-Directional
Terminal
The I2S bit clock
Audio Digital Interface
MCLK
16
Input
Terminal
The I2S main clock input pin
Audio Digital Interface
SDI
17
Input
Terminal
The I2S DAC input data
Audio Digital Interface
SDO/PDMDATA
18
Output
Terminal
The I2S ADC output data/PDM Data for the DSADC
Audio Digital Interface
PDMCLK
19
Output
Terminal
PDM CLK for the DSADC OUTPUT
Audio Digital Interface
LDO3
20
Power Out
Terminal
LDO3 output
LDO Regulators
LDO2
21
Power Out
Terminal
LDO2 output
LDO Regulators
VCC5
22
Power In
Terminal
Power supply of LDO1/2/3
LDO Regulators
LDO1
23
Power Out
Terminal
LDO1 output
LDO Regulators

RK809-5