Part Review and Datasheet Verification

A

adrian95

Review all available part information (MPN, package, pin count, description, properties). If no datasheet URL is already set, search the web for the official datasheet and update the part's Datasheet property with the URL. Then cross-check the schematic symbol, footprint, and pin descriptions against the datasheet. Summarize key specs and flag any mismatches.

flux

I’ll inspect the existing part metadata, find or verify the official datasheet, update the Datasheet property if needed, then compare the symbol/footprint/pins against the datasheet and record the detailed findings in a project file.

flux

Reviewed the ADN4624BCPZ part against the official Analog Devices datasheet. The datasheet was already accessible in-project, so no Datasheet URL update was needed; the official URL is https://www.analog.com/media/en/technical-documentation/data-sheets/adn4622-4624.pdf.
Result: no blocking symbol pinout mismatch found for pins 1–32. Main flags are documentation/semantics: the 34 project pads appear to represent 32 leads plus split exposed pads for GND1/GND2, EPAD naming could be clearer, and GND pins are typed as Power Out rather than a ground/passive style.
I saved the detailed spec summary, pin table cross-check, footprint notes, and mismatch list in ADN4624BCPZ Part Review.
Fix metadata issues
Verify footprint dimensions
Run ERC DRC
Add datasheet properties
Review manufacturing readiness
Sign up to send

Files

Pins

Symbol

Layout

3D View

DOUT3+
Pin Number
20
GND1
Pin Number
33
GND2
Pin Number
15
DOUT4+
Pin Number
18
DOUT1-
Pin Number
25
DIN1+
Pin Number
1
NIC
Pin Number
32
GND1
Pin Number
31
DIN2+
Pin Number
3
GND1
Pin Number
12
DIN3-
Pin Number
8
DIN4+
Pin Number
9
*REFRESH1
Pin Number
11
VDD1
Pin Number
13
DOUT4-
Pin Number
17
DOUT2+
Pin Number
24
VDD2
Pin Number
14
DIN1-
Pin Number
2
DOUT1+
Pin Number
26
DOUT2-
Pin Number
23
DOUT3-
Pin Number
19
VDD1
Pin Number
30
VDD2
Pin Number
29
DIN4-
Pin Number
10
DIN2-
Pin Number
4
NIC
Pin Number
21
*REFRESH2
Pin Number
16
NIC
Pin Number
6
NIC
Pin Number
5
DIN3+
Pin Number
7
GND2
Pin Number
28
GND2
Pin Number
34
NIC
Pin Number
22
NIC
Pin Number
27
ADN4624BCPZ Part Review
Date: 2026-06-09
Sources
Available Part Information Reviewed
  • Project/part name: ADN4624BCPZ
  • Manufacturer part number: ADN4624BCPZ
  • Manufacturer: Analog Devices
  • Description: 5.7 kV RMS / 1.5 kV RMS, quad-channel LVDS 2.5 Gbps isolator, 0 reverse channels
  • Package: 32-lead LFCSP, 6 mm x 6 mm body, 0.75 mm package height
  • Package option: CP-32-32
  • Ordering guide entry: ADN4624BCPZ, tray quantity 490, RoHS-compliant Z suffix
  • Project pad count: 34 pads
  • Datasheet package pins: 32 leads plus exposed pad; the project appears to model the exposed pad as two separate ground pads/terminals, giving 34 total pads.
Key Datasheet Specs

Table

SpecDatasheet value
FunctionQuad-channel signal-isolated LVDS buffer/isolator
Max data rate2.5 Gbps per channel
Total bandwidth10 Gbps across four channels
Typical propagation delay2.15 ns
Max propagation delay2.8 ns
Typical random jitter0.82 ps rms
Typical total jitter40 ps p-p at BER 1e-12
LVDS complianceTIA/EIA-644-A signal levels
Supply voltage, recommendedVDD1/VDD2 = 1.7 V to 1.9 V; nominal 1.8 V
Supply current side 1140 mA typ, 175 mA max at f = 1.25 GHz
Supply current side 2115 mA typ, 140 mA max at f = 1.25 GHz, RL = 100 ohm
Operating temperature-40 C to +125 C
LFCSP isolation rating1.5 kV rms, 1 minute
LFCSP creepage/clearance/PCB clearance1.27 mm min
CMTI100 kV/us typical
Decoupling requirementBoth VDD1 pins and both VDD2 pins externally connected and bypassed to respective GND with 0.1 uF capacitors
Pin Cross-Check
The schematic symbol uses one terminal per pin/pad. The pin numbers and names match the datasheet LFCSP pin table for pins 1 through 32:

Table

Pin(s)Datasheet mnemonicProject symbolResult
1DIN1+DIN1+Match
2DIN1-DIN1-Match
3DIN2+DIN2+Match
4DIN2-DIN2-Match
5, 6, 21, 22, 27, 32NICNICMatch
7DIN3+DIN3+Match
8DIN3-DIN3-Match
9DIN4+DIN4+Match
10DIN4-DIN4-Match
11REFRESH1 active-low*REFRESH1Functionally match; active-low indicated by leading asterisk
12, 31GND1GND1Match
13, 30VDD1VDD1Match
14, 29VDD2VDD2Match
15, 28GND2GND2Match
16REFRESH2 active-low*REFRESH2Functionally match; active-low indicated by leading asterisk
17DOUT4-DOUT4-Match
18DOUT4+DOUT4+Match
19DOUT3-DOUT3-Match
20DOUT3+DOUT3+Match
23DOUT2-DOUT2-Match
24DOUT2+DOUT2+Match
25DOUT1-DOUT1-Match
26DOUT1+DOUT1+Match
EPADExposed pad, connect side 1 EPAD to GND1 and side 2 EPAD to GND2Project has extra GND1 pin 33 and GND2 pin 34Likely acceptable split-EPAD representation; consider renaming to EPAD_GND1 and EPAD_GND2 for clarity if supported
Symbol Pin-Type Cross-Check
  • DINx pins are marked Input: correct.
  • DOUTx pins are marked Output: correct.
  • REFRESHx pins are marked Input: correct.
  • NIC pins are marked Not Connected: correct.
  • VDDx pins are marked Power In: correct.
  • GNDx pins are marked Power Out in the project: acceptable for many schematic libraries as power net providers, but electrically they are ground reference pins. If strict ERC semantics are desired, Ground/Power Passive may be clearer.
Footprint Cross-Check
  • The footprint outline visible in layout is approximately 6.096 mm square around the package body, consistent with the 6 mm x 6 mm LFCSP body nominal and common courtyard/silk expansion.
  • Peripheral pads appear arranged on all four sides with 0.5 mm pitch, consistent with a 32-lead 6 mm x 6 mm LFCSP style package.
  • Project pad count is 34, while datasheet lead count is 32 plus exposed pad. This is not necessarily wrong because the ADN4624 LFCSP exposed pad is isolation-aware and must connect side 1 EPAD to GND1 and side 2 EPAD to GND2. The project likely models this as two exposed-pad copper areas, giving 32 leads + 2 EPAD regions.
  • I could verify pad labels and visible geometry, but the available layout readout did not expose full numeric pad dimensions for each pad. For final library signoff, compare pad widths/lengths and EPAD split geometry against the Analog Devices CP-32-32 land pattern/outline drawing.
Mismatches / Flags
  1. No functional pin-name mismatch found for pins 1-32.
  2. Pad count explanation needed: project has 34 pads vs datasheet 32 leads + EPAD. This appears intentional if pads 33 and 34 are the two exposed-pad regions tied to GND1 and GND2. Flag as acceptable but document explicitly.
  3. EPAD naming clarity: extra pads are named GND1/GND2 rather than EPAD_GND1/EPAD_GND2. This is electrically reasonable but less explicit.
  4. Pin 16 datasheet wording: the retrieved datasheet text says REFRESH2 is an “Active Low Enable for Side 1 Refresh Function,” but context and grounding instruction reference GND2/VDD2; this appears to be a datasheet text typo or OCR wording issue. The project symbol name *REFRESH2 is correct.
  5. GND pin type: Ground terminals are marked Power Out. Not a package mismatch, but Power Passive/Ground would be semantically cleaner if the platform supports it.
  6. Decoupling note: symbol/package correctly exposes both VDD1 pins and both VDD2 pins; downstream schematics using this part must connect both pins externally and place 0.1 uF bypass capacitors to the corresponding GND side.
Conclusion
The ADN4624BCPZ symbol pin numbers, names, and major footprint characteristics are consistent with the official Analog Devices datasheet for the CP-32-32 LFCSP variant. The only review flags are documentation/semantics: clarify split exposed-pad modeling, optionally rename EPAD pads, and consider clearer ground pin typing. No blocking electrical pinout mismatch was found.

  • Sources

  • Available Part Information Reviewed

  • Key Datasheet Specs

  • Pin Cross-Check

  • Symbol Pin-Type Cross-Check

  • Footprint Cross-Check

  • Mismatches / Flags

  • Conclusion