PIC18F45K50 Part Audit


Created a project doc

Part Audit

View Document

Part Audit Scope
Audit of PIC18F45K50-I/P metadata, 40-pin schematic symbol, and PDIP-40 footprint against Microchip’s official PIC18(L)F2X/45K50 data sheet (DS30000684B). The datasheet extraction service returned the relevant pages but did not expose immutable citation URIs in this run; datasheet-derived details below should therefore be treated as cross-checked but not citation-linked.
Metadata review Key specifications
  • 8-bit PIC18 CPU, up to 48 MHz clock / 12 MIPS.
  • 32 KB Flash program memory, 2,048 bytes SRAM, and 256 bytes data EEPROM.
  • PIC18F45K50 supply range: 2.3 V to 5.5 V; 2.7 V minimum is required for operation up to 48 MHz.
  • Industrial I temperature grade: -40 °C to +85 °C.
  • USB 2.0 full-speed (12 Mb/s) and low-speed (1.5 Mb/s), on-chip transceiver, u...
Audit complete. The 40-pin numbering and PDIP geometry largely match the PIC18F45K50-I/P datasheet, but the part is incorrectly classified as Logic / AND, alternate pin functions and descriptions are missing, all pin types are unspecified, and the through-hole drill definition needs confirmation.
A Datasheet URL was already set, so it was not overwritten; however, it points to a stale retailer page rather than the official Microchip PDF. Full findings and key specifications are in Part Audit.
Correct the part classification, Datasheet URL, terminal names, pin types, and descriptions from the Microchip datasheet.
I’ll update the MCU metadata and all 40 terminals from the Microchip pin tables, then re-inspect the symbol to verify numbering, names, electrical types, and descriptions.
All terminal labels and electrical metadata are updated. I’m now validating the 40-pin map and checking whether the part-level classification and datasheet fields are exposed for direct editing in this part project.
Updated and verified all 40 terminals:
  • Full Microchip alternate-function names
  • Datasheet-derived descriptions
  • Standard ERC pin types, including power, ground, reset, USB, and bidirectional I/O
  • Original pin numbering and footprint mappings preserved
Open item: the root-level classification and Datasheet URL remain unchanged because those part metadata fields are not currently exposed for editing. I reported this tooling limitation internally. The desired URL is:
https://ww1.microchip.com/downloads/aemDocuments/documents/OTH/ProductDocuments/DataSheets/PIC18F2X_45K50-30000684B.pdf
Fix root metadata
Verify drilled footprint
Improve pin organization

Name
Pin #
Type
Part Type
Pin Description
Pin Orientation
~MCLR~/VPP/RE3
1
Input
Terminal
Active-low master clear input, programming voltage input, or RE3 digital input; RE3 is input-only.
RA0/C12IN0-/AN0
2
Bi-Directional
Terminal
RA0 digital I/O; comparator C1/C2 inverting input; analog input AN0.
RA1/C12IN1-/AN1
3
Bi-Directional
Terminal
RA1 digital I/O; comparator C1/C2 inverting input; analog input AN1.
RA2/C2IN+/AN2/DACOUT/VREF-
4
Bi-Directional
Terminal
RA2 digital I/O; comparator C2 non-inverting input; AN2; DAC output; ADC negative reference input.
RA3/C1IN+/AN3/VREF+
5
Bi-Directional
Terminal
RA3 digital I/O; comparator C1 non-inverting input; AN3; ADC positive reference input.
RA4/C1OUT/SRQ/T0CKI
6
Bi-Directional
Terminal
RA4 digital I/O; comparator C1 output; SR latch Q output; Timer0 external clock input.
RA5/C2OUT/SRNQ/~SS~/HLVDIN/AN4
7
Bi-Directional
Terminal
RA5 digital I/O; comparator C2 output; SR latch Q-bar output; SPI slave select; HLVD input; AN4.
RE0/AN5
8
Bi-Directional
Terminal
RE0 digital I/O or analog input AN5.
RE1/AN6
9
Bi-Directional
Terminal
RE1 digital I/O or analog input AN6.
RE2/AN7
10
Bi-Directional
Terminal
RE2 digital I/O or analog input AN7.
VDD_1
11
Power In
Terminal
Positive supply input. Connect to VDD and decouple to VSS.
Top
VSS_1
12
Ground
Terminal
Ground reference / negative supply pin.
Bottom
RA7/CLKI/OSC1
13
Bi-Directional
Terminal
RA7 digital I/O; external clock input; primary oscillator crystal or clock input.
RA6/CLKO/OSC2
14
Bi-Directional
Terminal
RA6 digital I/O; instruction clock output; primary oscillator crystal output.
RC0/IOCC0/T3CKI/T3G/T1CKI/SOSCO
15
Bi-Directional
Terminal
RC0 digital I/O; interrupt-on-change; Timer3 clock/gate; Timer1 clock; secondary oscillator output.
RC1/IOCC1/CCP2/SOSCI
16
Bi-Directional
Terminal
RC1 digital I/O; interrupt-on-change; CCP2 capture/compare/PWM; secondary oscillator input.
RC2/CTPLS/P1A/CCP1/IOCC2/AN14
17
Bi-Directional
Terminal
RC2 digital I/O; CTMU pulse output; ECCP P1A/CCP1; interrupt-on-change; analog input AN14.
VUSB3V3
18
Power Out
Terminal
Internal 3.3 V regulator output and USB transceiver supply; requires an external capacitor and must not power external loads.
Top
RD0/AN20
19
Bi-Directional
Terminal
RD0 digital I/O or analog input AN20.
RD1/AN21
20
Bi-Directional
Terminal
RD1 digital I/O or analog input AN21.
RD2/AN22
21
Bi-Directional
Terminal
RD2 digital I/O or analog input AN22.
RD3/AN23
22
Bi-Directional
Terminal
RD3 digital I/O or analog input AN23.
D-/IOCC4
23
Bi-Directional
Terminal
USB differential minus data line or PORTC interrupt-on-change input 4.

PIC18F45K50-I/P