AP6256 Part Review


Created a project doc

AP6256 Part Review

View Document

Date: 2026-07-15 Project: AP6256
Completed the AP6256 part review and created the detailed report: AP6256 Part Review. The Datasheet URL was already present, so I did not change it; I also filed an internal part-quality report for the footprint and metadata issues.
Open items:
  • Pin 29 name mismatch: 29_SDIO_VSEL_I vs datasheet SDIO_VSEL.
  • Pin Type and Pin Description metadata are missing/incomplete.
  • Footprint edge pads are undersized vs the datasheet PCB land recommendation.
  • TP pads and peripheral keepout guidance may need footprint updates.
Suggested next steps:
  1. Rename pin 29 to SDIO_VSEL.
  2. Populate pin types/descriptions from the datasheet.
  3. Update the footprint land pattern to the datasheet-recommended pad sizes.
  4. Add/represent the 1–1.5 mm peripheral keepout guidance.
Populate Pin Type and Pin Description for every terminal from the datasheet.
I’ll update every AP6256 terminal with datasheet-derived Pin Type and Pin Description, then re-read the symbol to verify the metadata is populated.
Populated Pin Type and Pin Description for all 47 AP6256 terminals from the datasheet and verified the updates in the schematic.
Open items:
  • Pin 29 is still named 29_SDIO_VSEL_I; previous review flagged that it should be renamed to SDIO_VSEL.
  • Footprint land-pattern issues from the prior review remain unchanged.
Suggested next steps:
  1. Rename pin 29 to SDIO_VSEL.
  2. Update the footprint pad sizes to match the datasheet land pattern.
  3. Add the recommended module keepout guidance.
Rename pin 29, update the footprint pad sizes, add keepout guidance, then run DRC.
Renamed pin 29 to SDIO_VSEL, resized the 44 perimeter pads to 0.70 × 1.33 mm, and resized TP1–TP3 to Ø0.80 mm. Added a 1.0 mm component keepout around the pad-defined module boundary.
DRC completed with no errors or warnings.

WL_BT_ANT
Pin Number
2
GND_2
Pin Number
3
NC_1
Pin Number
4
GND_1
Pin Number
1
Name
Pin #
Type
Section
Pin Group
Orientation
Order
Sub-symbol
GND_1
1
Ground
Bottom
WL_BT_ANT
2
Bi-Directional
GND_2
3
Ground
Bottom
NC_1
4
Not Connected
NC_2
5
Not Connected
BT_WAKE
6
Input
BT_HOST_WAKE
7
Output
NC_3
8
Not Connected
VBAT
9
Power In
Top
XTAL_IN
10
Input
XTAL_OUT
11
Output
WL_REG_ON
12
Input
WL_HOST_WAKE
13
Output
SDIO_DATA_2
14
Bi-Directional
SDIO_DATA_3
15
Bi-Directional
SDIO_DATA_CMD
16
Bi-Directional
SDIO_DATA_CLK
17
Bi-Directional
SDIO_DATA_0
18
Bi-Directional
SDIO_DATA_1
19
Bi-Directional
GND_3
20
Ground
Bottom
VIN_LDO_OUT
21
Power Out
Top
VDDIO
22
Power In
Top
VIN_LDO
23
Power In
Top

AP6256