Part Review and Datasheet Update

flux

The project-level package is already set to 56-VQFN (7x7), so I’m updating the part description and terminal metadata now.

flux

Pin metadata is updated; I’m running the part/component review checks now.

flux

Updated the part description and added datasheet-based Pin Type / Pin Description metadata for all 57 terminals, including supplies, grounds, analog inputs, references, digital interface pins, control pins, bypass nodes, and exposed pad.
Open items:
  • None from the requested review scope; component review checks returned no ERROR/WARNING/OPEN/UNCERTAIN items.
  • Package was already correct as 56-VQFN (7x7), so no package change was needed.
Suggested next steps:
  1. Publish the updated part if it’s ready for reuse.
  2. Optionally run a footprint geometry review against the TI land pattern before release.
Review and publish
Review footprint geometry
Publish updated part
Export part report
Check symbol grouping

Refine this doc
Ask about this doc
ADS127L14IRSHT Part Review
Source data reviewed
  • Project: silicon-yard/ads127l14irsht
  • Part UID: f3071736-f1c2-4c36-844e-de4e946bb9bc
  • Manufacturer property: Texas Instruments
  • MPN property: ADS127L14IRSHT
  • Description: 24 Bit Analog to Digital Converter 4, 8 Input 4 Sigma-Delta 56-VQFN (7x7)
  • Package/Case property in project: 24-VQFN
  • Datasheet URL property: https://storage.googleapis.com/graviton-electric-symbols/document_assets/user-uploaded/cb40737261beacb48e7f38f7e4238b6a349584ab995da28f7f419a7d9fae9780.pdf
The Datasheet URL property was already populated, so I did not change it. The stored PDF appears to be the TI ADS127L1x datasheet content for ADS127L14/ADS127L18.
Datasheet key specs
  • Device: Texas Instruments ADS127L14, part number ADS127L14IRSHT.
  • Function: quad simultaneous-sampling 24-bit delta-sigma ADC.
  • Channels: 4 differential channels: AINP0/AINN0 through AINP3/AINN3.
  • Resolution: 24 bits.
  • Max data-rate modes from datasheet extraction:
    • Wideband filter up to 512 kSPS at 32.768 MHz clock.
    • Low-latency filter up to 1365.3 kSPS at 32.768 MHz clock.
  • Interface/configuration: SPI or pin-configured hardware mode; frame-sync output data interface pins include DCLK, FSYNC, DOUT[3:0], DIN[1:0], SDI/OSR0, SDO/OSR1, SCLK/FLTR, CS/SPEED, MODE.
  • Supplies:
    • AVDD1 to AVSS: 4.5 V to 5.5 V in max/high speed; 3 V to 5.5 V in mid speed; 2.85 V to 5.5 V in low speed.
    • AVDD2 to AVSS: 1.74 V to 5.5 V.
    • IOVDD to DGND: 1.65 V to 1.95 V.
    • AVSS to DGND: -2.75 V to 0 V.
  • Reference: VREF = REFP - REFN; low reference range 0.5 V to 2.75 V, high reference range 1 V to AVDD1-AVSS.
  • Package/orderable: ADS127L14IRSHT, RSH package, 56-pin VQFN, 7 mm x 7 mm, active production, -40 C to 125 C.
  • Exposed thermal pad: datasheet lists exposed pad as pad 57 / thermal pad; connect to AVSS.
Pinout cross-check
The schematic is modeled as 57 Terminal components, one per package pad, with Pin Number properties 1 through 57. All visible terminal names and pin numbers match the ADS127L14 RSH 56-VQFN datasheet pinout, including the exposed pad as pin 57.

Table

PinDatasheet nameProject terminalResult
1SDI/OSR0SDI/OSR0OK
2SDO/OSR1SDO/OSR1OK
3GPIO0/TDMGPIO0/TDMOK
4GPIO1/HDRGPIO1/HDROK
5ERROR~ERROROK; active-low styling differs, functionally acceptable
6DOUT0DOUT0OK
7DOUT1DOUT1OK
8DOUT2/GPIO2DOUT2/GPIO2OK
9DOUT3/GPIO3DOUT3/GPIO3OK
10GPIO4GPIO4OK
11GPIO5GPIO5OK
12DIN1/GPIO6DIN1/GPIO6OK
13DIN0/GPIO7DIN0/GPIO7OK
14DCLKDCLKOK
15FSYNCFSYNCOK
16CLKINCLKINOK
17DGNDDGND_1OK
18IOVDDIOVDD_1OK
19IOVDDIOVDD_2OK
20CAPDCAPDOK
21DGNDDGND_2OK
22AVSSAVSS_1OK
23AVDD1AVDD1_1OK
24AVDD1AVDD1_2OK
25AVDD2AVDD2OK
26CAPACAPA_1OK
27CAPACAPA_2OK
28-36AVSSAVSS_2 through AVSS_10OK
37AINP3AINP3OK
38AINN3AINN3OK
39AINP2AINP2OK
40AINN2AINN2OK
41AINP1AINP1OK
42AINN1AINN1OK
43AINP0AINP0OK
44AINN0AINN0OK
45AVSSAVSS_11OK
46VCMVCMOK
47REFNREFN_1OK
48REFNREFN_2OK
49REFPREFP_1OK
50REFPREFP_2OK
51AVSSAVSS_12OK
52RESET~RESETOK; active-low styling differs, functionally acceptable
53STARTSTARTOK
54MODEMODEOK
55CS/SPEEDCS/SPEEDOK; active-low CS styling differs, functionally acceptable
56SCLK/FLTRSCLK/FLTROK
57Thermal PadEPOK; should connect to AVSS
Footprint cross-check
  • Project has 57 pad nodes plus outline/silk/model nodes, matching 56 leads plus exposed pad.
  • The visible footprint outline/silkscreen is approximately 7 mm x 7 mm with a pin-1 marker, consistent with the RSH 56-VQFN body size.
  • Datasheet mechanical requirements:
    • Body: nominal 7 mm x 7 mm.
    • Pitch: 0.4 mm.
    • Lead pad nominal landing pattern: 56 perimeter pads plus exposed pad.
    • Exposed pad: 5.3 mm x 5.3 mm.
  • Limitation: the layout inspection output did not expose per-pad coordinates/sizes, so I could confirm pad count and overall outline visually, but not independently verify every pad's exact 0.4 mm pitch, pad width/length, or exposed pad dimensions from numeric footprint properties.
Mismatches / issues flagged
  1. Package/Case property mismatch: project property says 24-VQFN, but the datasheet and the project description indicate ADS127L14IRSHT is 56-VQFN / RSH0056, 7 mm x 7 mm, with exposed pad. This property should be corrected to 56-VQFN or preferably RSH0056 / 56-VQFN (7x7).
  2. Description ambiguity: description says 4, 8 Input, which could be misread as eight single-ended inputs. Datasheet device is a quad ADC with 4 differential input channels; this is equivalent to 8 analog input pins but should be stated clearly.
  3. Pin Type properties are all Unspecified: datasheet provides specific pin types (I, O, I/O, P, GND). For library quality, assign Pin Type values to match function: analog/reference/control inputs, outputs, bidirectional GPIO/data pins, power, ground, and thermal pad.
  4. No per-pin Pin Description properties found: terminals currently expose names and pin numbers but not detailed descriptions. Adding datasheet descriptions would improve symbol usability.
  5. Datasheet URL is not a TI public URL: the property is populated with an uploaded copy, so no update was required by the request. If a manufacturer-hosted URL is preferred, use TI's official ADS127L14 datasheet URL instead.
  • Correct Package/Case Code to RSH0056 / 56-VQFN (7x7).
  • Update the description to: 24-bit, 4-channel simultaneous-sampling delta-sigma ADC, 56-VQFN (7x7), exposed pad.
  • Add Pin Type and Pin Description properties to each terminal based on the datasheet pin functions.
  • If possible, inspect/edit the footprint numeric geometry to confirm 0.4 mm pitch, 5.3 mm exposed pad, and recommended land pattern dimensions.

  • Source data reviewed

  • Datasheet key specs

  • Pinout cross-check

  • Footprint cross-check

  • Mismatches / issues flagged

  • Recommended cleanup

Documents

Assets

ADS127L14IRSHT

ADS127L14IRSHT

ADS127L14IRSHT.stp3D Model
ADS127L14IRSHT-thumb.png

ADS127L14IRSHT-thumb.png

ADS127L14IRSHT-thumbThumbnail

ADS127L14IRSHT

QFN40P700X700X100-57N-D.kicad_modFootprint

ADS127L14IRSHT

ADS127L14IRSHT Symbol.svgDefault

ADS127L14IRSHT

ADS127L14IRSHT thumbnail
24 Bit Analog to Digital Converter 4, 8 Input 4 Sigma-Delta 56-VQFN (7x7)
The ADS127L14 (quad) and ADS127L18 (octal) are 24-bit, delta-sigma (ΔΣ), analog-to-digital converters (ADCs) based on the single-channel ADS127L11. The devices provide simultaneous sampling of four or eight channels with data rates up to 512kSPS (wideband filter mode) and 1365kSPS (low-latency filter mode).
Features • Simultaneously measure four or eight channels • Wideband filter mode: up to 512kSPS • Low-latency filter mode: up to 1365kSPS • Power-scalable speed modes: – Max speed: 512kSPS • 83mW (ADS127L14) • 165mW (ADS127L18) – High speed: 400kSPS • 64mW (ADS127L14) • 128mW (ADS127L18) – Mid speed: 200kSPS • 37mW (ADS127L14) • 74mW (ADS127L18) – Low speed: 50kSPS • 12mW (ADS127L14) • 24mW (ADS127L18) • AC performance with DC precision: (High-Speed Mode) – Dynamic range at 200kSPS: 112dB (typical) – THD: –118dB (typical) – INL: 1ppm of FSR (typical) – Offset drift: 10nV/°C (typical) – Gain drift: 0.5ppm/°C (typical) • Precharge buffered signal inputs • Programmable by pin setting or SPI • Frame-sync port for output data • Internal or external clock operation • Analog supply voltage: 2.85V to 5.5V 2 Applications • Test and measurement: – Data acquisition (DAQ) – Shock and vibration instruments – Acoustics and dynamic strain gauges • Factory automation and control: – Condition monitoring • Aerospace and defense: – Sonar • Medical: – Electroencephalograms (EEG) • Grid Infrastructure: – Power quality analyzers
#ADS127L14IRSHT #TexasInstruments #ADC #DeltaSigmaADC #24BitADC #SimultaneousSampling #DataAcquisition #IndustrialAutomation #MedicalInstrumentation #PowerQuality #PrecisionMeasurement #EmbeddedSystems

Properties

ADS127L14IRSHT

Texas Instruments

Integrated Circuit

ti.com/lit/ds/symlink/ads127l14.pdf?ts=1750186563149&ref_url=https%253A%252F%252Fwww.ti.com%252Fsitesearch%252Fen-us%252Fdocs%252Funiversalsearch.tsp%253FlangPref%253Den-US%2526nr%253D1%2526searchTerm%253DADS127L14IRSHT

IC

56-VQFN (7x7)

parametric-v1

creativecommons.org/licenses/by/4.0/

Pricing & Availability

DPN

Stock

Qty 1

1

140

$33.59

Controls