Memoria para Operaciones Aritméticas
0:00
Started implementing a plan
# Goal
- Modify the existing SUMADOR Y RESTADOR project to be fully compatible with Proteus 8.0. This includes aligning the logic family to 5V TTL, adding a 4‑bit result memory (storing values 0–15) with STORE/CLR functionality, integrating a 4‑bit 2:1 MUX for operand selection via a SELECT signal, and implementing clean debounced controls.
# Implementation plan
1. **Standardize and Verify Power and Logic
1. Set all active components (e.g., 74LS283, 74LS86, 74LS48) to operate at a consistent +5V TTL level.
2. Confirm VCC and GND rails are explicitly defined and uniformly connected in the schematic.
2. **Proteus 8.0 Compatibility and 7‑Segment Displays
1. Ensure the BCD drivers and 7‑segment displays (common‑anode) are correctly paired and the 220Ω resistors remain on each segment.
2. Adjust any legacy configuration so that Proteus recognizes and simulates the parts accurately.
3. **Integrate the 4‑Bit Memory and 2:1 MUX
1. Add a 4‑bit D register (e.g., LS173) configured for 5V TTL with asynchronous clear for storing the result from the 74LS283 adder.
2. Insert a 4‑bit 2:1 MUX (e.g., LS157) to select between the adder output (SUM[3:0]) and the stored memory (MEM[3:0]).
3. Connect the adder outputs to the D register inputs and wire the register outputs into one input branch of the MUX. Wire the adder output directly to the other MUX branch.
4. Label nets as SUM[3:0] (adder outputs) and MEM[3:0] (memory outputs), with a control net SELECT to choose the MUX input.
4. **Implement Debounced Controls
1. Add hardware debouncing circuits (using RC networks with Schmitt trigger buffers or flip‑flop-based debouncers) for the STORE, CLR, and SELECT signals.
2. Wire the debounced STORE control to trigger the D register’s clock, and wire the CLR to asynchronously reset the memory.
3. Ensure the SELECT control is clean and directly controls the MUX selection input.
5. **Finalize Net Naming and Verification
1. Rename all relevant nets to follow standard conventions: A[3:0], B[3:0], SUM[3:0], MEM[3:0], CIN, and COUT.
2. Run ERC/DRC checks in Proteus to verify that all components (including the new memory and debouncing circuits) are correctly connected.
3. Prepare a Proteus wiring map to guide the user for direct download and use.
# Success criteria
- The project is fully compatible with Proteus 8.0 with standardized 5V TTL components.
- The added 4‑bit memory correctly stores values (0–15) from the adder, and the STORE/CLR functions operate as expected.
- The 4‑bit 2:1 MUX seamlessly selects between the adder output and stored memory based on the debounced SELECT signal.
- All nets are properly named (A[3:0], B[3:0], SUM[3:0], MEM[3:0], CIN, COUT) and verified by ERC/DRC.
- Clean, debounced control signals are incorporated with reliable STORE, CLR, and SELECT functionality.
0:00
Ready.
Reviews
Inspect
SUMADOR Y RESTADOR
Controls
Properties
Availability & Pricing
| Distributor | Qty 1 | |
|---|---|---|
| Arrow | $3.64–$5.52 | |
| Digi-Key | $16.07–$29.56 | |
| LCSC | $38.62–$40.86 | |
| Mouser | $30.93 | |
| Verical | $4.02–$8.15 | |
Assets
Welcome 👋
Flux helps you build PCBs faster with an AI teammate!
Create your account to collaborate, stay updated, fork your own version, and get instant answers from our AI agent.