Embedded System Design Inquiry

flux

5:21

Chat History
Project
Datasheet
Web
Accessed Knowledge (1)

Fetching component requirements.

Verifying component details.

Organizing component queries.

Listing component designators.

Using Knowledge Base Tool.

Looking for "PCB layout guidelines placement near board edge, shield ground pads, keepout, recommended footprint notes" in USB4105%20-%20Product%20Drawing.pdf

Looking for "placement recommendations for USBLC6-2SC6 on USB data lines, capacitance per line, I/O mapping" in en.CD00050750.pdf

Looking for "placement recommendations for USBLC6-2SC6 on USB data lines, capacitance per line, I/O mapping" in en.CD00050750.pdf

Looking for "input and output capacitor requirements values and ESR for MIC5504-3.3YM5, placement recommendations" in MIC550X.pdf

Looking for "does CH340G require an external 12MHz crystal? oscillator and crystal connection diagram and load capacitors" in pdf-local-2195953

Looking for "USB D+ pull-up resistor requirement internal or external, decoupling capacitor recommendations" in pdf-local-2195953

Searching web for: "MIC5504-3.3YM5 datasheet input output capacitor requirements"

Found 1 results.

Searching web for: "Littelfuse SMF6.0A datasheet VRWM VBR VC placement"

Found 1 results.

Searching web for: "USBLC6-2SC6 datasheet placement capacitance mapping I/O pins"

Found 1 results.

Searching web for: "CH340G datasheet crystal 12MHz load capacitors pull-up resistor USB D+ requirement"

Found 1 results.

Searching web for: "AT88SC0104CA summary datasheet pinout VCC 0.1uF decoupling placement two-wire interface speed"

Found 1 results.

Searching web for: "AT97SC3205T summary datasheet I2C pull-up reset LRESET decoupling placement guidance"

Found 1 results.

Including resistor tasks.

Below is a consolidated, datasheet- and application-note–driven to-do list with options, focused on correcting and finalizing every area of your design. Items cite the specific parts already in your project and what to check/change next.
USB-C receptacle, USB2.0 lines, and ESD/TVS
  • Connector placement and grounding
    • Place J1 at the board edge. Ensure shell pads are tied into the local ground with short connections and multiple stitching vias right next to the shell pads.
    • Confirm CC resistors: add 5.1 kΩ Rd from CC1/CC2 to GND (one per CC pin) near J1. If not present, add two Generic Resistor at 5.1 kΩ.
  • USB data-line protection and routing
    • Keep ESD arrays D1/D2 as close as possible to J1 D+ and D− pins with minimal trace length per USBLC6 datasheet (place immediately at the disturbance source).
      • Datasheet: USBLC6-2SC6 capacitance per line Ci/o–GND typ 2.5 pF (max 3.5 pF) and interline Ci/o–i/o typ 1.2 pF (max 1.7 pF). Keep traces short and symmetric.
    • Series resistors: If used, keep R6/R7 22–33 Ω close to the driver (U3) to damp ringing. If you observe eye/EMI issues, tune between 0–33 Ω.
    • Differential pair constraints: set net class for USB D+/D− to matched length, controlled spacing/impedance. Keep pair together, avoid stubs/acute angles, and keep away from splits in the return plane.
  • VBUS surge protection
    • Place D3 (SMF6.0A) next to J1:VBUS with a very short, fat trace to GND via(s).
    • Datasheet-verified parameters for SMF6.0A: VRWM 6.0 V; VBR 6.67 V min, 7.37 V max at IT=10 mA; VC 10.3 V at IPP=19.4 A (10/1000 µs). Target VRWM ~6 V for USB 5 V rails to avoid false triggering above 5.25 V.
  • Knowledge-base requirements to enforce
    • Use bidirectional, low-capacitance TVS on D+/D− (<1 pF/line typical for USB ESD parts).
    • Optionally include 1–10 Ω series resistance on data lines (already covered via R6/R7 choice).
    • Confirm VBUS net is flagged as externally powered (power flag) if ERC needs it.
CH340G (USB–UART) clocking and connections
  • Crystal/clock
    • U3 CH340G requires a 12 MHz crystal on XI–XO plus two load capacitors to GND. Choose C1=C2 per your crystal’s CL using C ≈ 2·(CL − Cstray). Typical values in the field: 18–27 pF (often 22 pF), but compute from the actual crystal spec.
    • Place the crystal and its caps tight to XI/XO, with short symmetric traces and a clean GND return (no vias if possible).
  • USB pull-up
    • Datasheet indicates an internal D+ pull-up; do not add an external 1.5 kΩ to D+ for CH340G (connect UD+/UD− directly to the bus through your protection network).
  • Decoupling
    • Add a 0.1 µF (X7R/X5R) right at U3 VCC/V3 pins; route power through the cap first, then into the pin.
LDO and power integrity
  • Regulator requirements (datasheet-backed)
    • U4 MIC5504-3.3YM5 requires CIN = 1 µF from IN→GND and COUT ≥ 1 µF from OUT→GND. Low-ESR ceramic (X7R/X5R) recommended; high-ESR can cause oscillation. Place both as close as possible to the pins with direct returns.
  • Thermal/derating
    • Check power dissipation: (VBUS − 3.3 V) × Iload. Ensure copper area under U4 to help heat-spread. Confirm dropout current/temperature margins per datasheet for your max load.
AT97SC3205T (TPM) I2C and reset
  • Pull-ups at 400 kHz (from summary datasheet)
    • U1 specifies “known good” values at 400 kHz: SM_DAT (SDA) 800 Ω and SM_CLK (SCL) 1.5 kΩ. These are much stronger than typical 4.7 kΩ defaults; use if you need 400 kHz with your bus capacitance.
    • Maintain ~50% duty cycle on SM_CLK to improve comms stability at 400 kHz.
  • Reset handling and timing
    • LRESET# is active-low. Keep low until 3.3 V is stable; minimum reset low time is 2 µs. If you use RC or supervisor, ensure proper power-up sequencing.
  • Decoupling and placement (summary datasheet is explicit)
    • For each VCC pin: add 2.2 nF–4.7 nF between that VCC pin and its nearest GND pin, placed <5 mm from the pin pair.
    • Add a 0.1 µF at the point where VCC traces join, placed <10 mm from U1, and ensure this 0.1 µF is the closest component to the TPM’s VCC node. Use X5R/X7R.
AT88SC0104CA (CryptoMemory) I2C and decoupling
  • Interface and supply
    • U2 supports 2.7–3.6 V supply and two-wire up to 1.0 MHz (summary datasheet). SDA is open-drain; ensure pull-up to 3.3 V (shared bus OK).
  • Decoupling
    • Place a 0.1 µF ceramic (X5R/X7R) at U2 VCC with shortest loop. If the environment is noisy, add a parallel 10 nF–1 nF right next to the 0.1 µF (your project property already reflects this).
I2C bus (shared between U1/U2 and header)
  • Pull-ups and bus loading
    • Enforce bus capacitance ≤ 400 pF (knowledge base). Default 4.7 kΩ pull-ups are fine for many cases; for the TPM at 400 kHz, the summary suggests 800 Ω (SDA) and 1.5 kΩ (SCL). Pick per your measured bus C and required rise time.
    • Ensure R3/R4 are wired P1 to line, P2 to 3V3, per knowledge base wiring rule.
  • Routing/return
    • Keep SDA/SCL away from USB pair to avoid injection. Maintain solid ground below these nets and avoid return plane splits.
2×12 header breakout (J2)
  • Power pins (no VBUS)
    • Keep four 3V3 and four GND reserved on J2. Provide multiple stitching vias at nearby GND pins for low-inductance probe return.
  • Signal labeling and access
    • Label each pin as “IC Pin Signal” on silkscreen: examples “U3 TXD”, “U3 RXD”, “U2 SDA”, “U2 SCL”, “U1 SM_DAT”, “U1 SM_CLK”, “U1 LRESET#”.
    • For strap/test pins on U1, insert 0 Ω (or solder jumpers) to 3V3/GND and route through the header so defaults can be overridden. Use R2 or additional 0 Ω parts as needed.
3.3 V LED indicator branch
  • Verify polarity and current
    • R1 in series with LED1 from 3V3 to GND. Confirm current: I ≈ (3.3 − Vf)/R. Adjust R for desired brightness/EMC.
  • Placement
    • Keep this branch off the USB pair’s immediate vicinity to avoid coupling.
Grounding and ESD return paths (layout-level)
  • Stitching vias and loop area
    • Add ground stitching vias adjacent to D1/D2 and D3 to minimize return loop inductance.
    • Maintain a continuous ground plane under USB pairs (no splits or voids under D+/D−). Do not route the pair over plane gaps.
BOM clean-up and ERC/DRC closure
  • Assign MPNs where generic
    • Ensure R6/R7 have real MPNs (e.g., 22–33 Ω, 0603, 1%).
    • If CC 5.1 kΩ parts are not yet placed, add two Generic Resistor with explicit 5.1 kΩ MPNs and place near J1.
  • Power source flags and net merging
    • Ensure VBUS power flag is present if ERC requires and that J1:VBUS, D1:VBUS, D2:VBUS, D3:1, and U4:VIN are the same net.
    • Confirm U4:VOUT pin type is Power Output and that it feeds 3V3 for U1/U2/U3.
  • Final checks
    • Re-run ERC/DRC. Resolve any “Missing Power” (power flags, pin types), “Manufacturer Part Number” (replace generics), clear USB pair constraints, and verify no airwires at the connector/ESD/LDO clusters.
Optional improvements and alternatives
  • USB VBUS TVS headroom
    • If you need stronger clamping than D3 in SOD-123FL, consider SMA/SMB 6 V-class TVS (e.g., SMAJ6.0A or SMBJ6.0A) for lower dynamic resistance at high pulse currents, space permitting.
  • CH340 variant simplification
    • If you want to eliminate the crystal, consider switching to CH340C (internal clock) later; for now with U3 CH340G, add a 12 MHz crystal + caps.
  • I2C pull-up optimization
    • If the shared bus is long or heavily loaded, start with 2.2 kΩ–3.3 kΩ and measure rise time; move toward the AT97 “known good” 800 Ω/1.5 kΩ only if needed for 400 kHz timing margins.
Would you like me to:
  • Add the missing CC 5.1 kΩ resistors to J1, insert the CH340G 12 MHz crystal and load capacitors next to U3, and assign MPNs to R6/R7? I can then re-run ERC/DRC and report what remains.
Add CC resistors
Pick USB series resistors
CH340G crystal parts
LDO cap selection
TPM pull-up values
45 days
Sign up to send
  • Ground
    Ground
    A common return path for electric current. Commonly known as ground.
    jharwinbarrozo
    20.5M
  • Net Portal
    Net Portal
    Wirelessly connects nets on schematic. Used to organize schematics and separate functional blocks. To wirelessly connect net portals, give them same designator. #portal
    jharwinbarrozo
    43.0M
  • Power Net Portal
    Power Net Portal
    Wirelessly connects power nets on schematic. Identical to the net portal, but with a power symbol. Used to organize schematics and separate functional blocks. To wirelessly connect power net portals, give them the same designator. #portal #power
    jharwinbarrozo
    11.4M
  • Generic Resistor
    Generic Resistor
    A generic fixed resistor for rapid developing circuit topology. Save precious design time by seamlessly add more information to this part (value, footprint, etc.) as it becomes available. Standard resistor values: 1.0Ω 10Ω 100Ω 1.0kΩ 10kΩ 100kΩ 1.0MΩ 1.1Ω 11Ω 110Ω 1.1kΩ 11kΩ 110kΩ 1.1MΩ 1.2Ω 12Ω 120Ω 1.2kΩ 12kΩ 120kΩ 1.2MΩ 1.3Ω 13Ω 130Ω 1.3kΩ 13kΩ 130kΩ 1.3MΩ 1.5Ω 15Ω 150Ω 1.5kΩ 15kΩ 150kΩ 1.5MΩ 1.6Ω 16Ω 160Ω 1.6kΩ 16kΩ 160kΩ 1.6MΩ 1.8Ω 18Ω 180Ω 1.8KΩ 18kΩ 180kΩ 1.8MΩ 2.0Ω 20Ω 200Ω 2.0kΩ 20kΩ 200kΩ 2.0MΩ 2.2Ω 22Ω 220Ω 2.2kΩ 22kΩ 220kΩ 2.2MΩ 2.4Ω 24Ω 240Ω 2.4kΩ 24kΩ 240kΩ 2.4MΩ 2.7Ω 27Ω 270Ω 2.7kΩ 27kΩ 270kΩ 2.7MΩ 3.0Ω 30Ω 300Ω 3.0KΩ 30KΩ 300KΩ 3.0MΩ 3.3Ω 33Ω 330Ω 3.3kΩ 33kΩ 330kΩ 3.3MΩ 3.6Ω 36Ω 360Ω 3.6kΩ 36kΩ 360kΩ 3.6MΩ 3.9Ω 39Ω 390Ω 3.9kΩ 39kΩ 390kΩ 3.9MΩ 4.3Ω 43Ω 430Ω 4.3kΩ 43KΩ 430KΩ 4.3MΩ 4.7Ω 47Ω 470Ω 4.7kΩ 47kΩ 470kΩ 4.7MΩ 5.1Ω 51Ω 510Ω 5.1kΩ 51kΩ 510kΩ 5.1MΩ 5.6Ω 56Ω 560Ω 5.6kΩ 56kΩ 560kΩ 5.6MΩ 6.2Ω 62Ω 620Ω 6.2kΩ 62KΩ 620KΩ 6.2MΩ 6.8Ω 68Ω 680Ω 6.8kΩ 68kΩ 680kΩ 6.8MΩ 7.5Ω 75Ω 750Ω 7.5kΩ 75kΩ 750kΩ 7.5MΩ 8.2Ω 82Ω 820Ω 8.2kΩ 82kΩ 820kΩ 8.2MΩ 9.1Ω 91Ω 910Ω 9.1kΩ 91kΩ 910kΩ 9.1MΩ #generics #CommonPartsLibrary
    jharwinbarrozo
    1.5M
  • Generic Capacitor
    Generic Capacitor
    A generic fixed capacitor ideal for rapid circuit topology development. You can choose between polarized and non-polarized types, its symbol and the footprint will automatically adapt based on your selection. Supported options include standard SMD sizes for ceramic capacitors (e.g., 0402, 0603, 0805), SMD sizes for aluminum electrolytic capacitors, and through-hole footprints for polarized capacitors. Save precious design time by seamlessly add more information to this part (value, footprint, etc.) as it becomes available. Standard capacitor values: 1.0pF 10pF 100pF 1000pF 0.01uF 0.1uF 1.0uF 10uF 100uF 1000uF 10,000uF 1.1pF 11pF 110pF 1100pF 1.2pF 12pF 120pF 1200pF 1.3pF 13pF 130pF 1300pF 1.5pF 15pF 150pF 1500pF 0.015uF 0.15uF 1.5uF 15uF 150uF 1500uF 1.6pF 16pF 160pF 1600pF 1.8pF 18pF 180pF 1800pF 2.0pF 20pF 200pF 2000pF 2.2pF 22pF 20pF 2200pF 0.022uF 0.22uF 2.2uF 22uF 220uF 2200uF 2.4pF 24pF 240pF 2400pF 2.7pF 27pF 270pF 2700pF 3.0pF 30pF 300pF 3000pF 3.3pF 33pF 330pF 3300pF 0.033uF 0.33uF 3.3uF 33uF 330uF 3300uF 3.6pF 36pF 360pF 3600pF 3.9pF 39pF 390pF 3900pF 4.3pF 43pF 430pF 4300pF 4.7pF 47pF 470pF 4700pF 0.047uF 0.47uF 4.7uF 47uF 470uF 4700uF 5.1pF 51pF 510pF 5100pF 5.6pF 56pF 560pF 5600pF 6.2pF 62pF 620pF 6200pF 6.8pF 68pF 680pF 6800pF 0.068uF 0.68uF 6.8uF 68uF 680uF 6800uF 7.5pF 75pF 750pF 7500pF 8.2pF 82pF 820pF 8200pF 9.1pF 91pF 910pF 9100pF #generics #CommonPartsLibrary
    jharwinbarrozo
    1.5M
  • Generic Inductor
    Generic Inductor
    A generic fixed inductor for rapid developing circuit topology. *You can now change the footprint and 3D model at the top level anytime you want. This is the power of #generics
    jharwinbarrozo
    15.5k
  • Terminal
    Terminal
    An electrical connector acting as reusable interface to a conductor and creating a point where external circuits can be connected.
    natarius
  • RMCF0805JT47K0
    RMCF0805JT47K0
    47 kOhms ±5% 0.125W, 1/8W Chip Resistor 0805 (2012 Metric) Automotive AEC-Q200 Thick Film #forLedBlink
    jharwinbarrozo
    1.2M
  • 875105359001
    875105359001
    10uF Capacitor Aluminum Polymer 20% 16V SMD 5x5.3mm #forLedBlink #commonpartslibrary #capacitor #aluminumpolymer #radialcan
    jharwinbarrozo
    1.2M
  • CTL1206FYW1T
    CTL1206FYW1T
    Yellow 595nm LED Indication - Discrete 1.7V 1206 (3216 Metric) #forLedBlink
    jharwinbarrozo
    1.1M
Authentication Device - TPM thumbnail
Revised PCB Layout with Updated USB, CH340G, and AT88SC0104CA Placement and Clean ERC/DRC

Properties

Pricing & Availability

Distributor

Qty 1

Arrow

$0.32–$2.56

Digi-Key

$0.91–$3.38

LCSC

$2.06–$3.10

Mouser

$4.15–$4.35

TME

$3.64

Verical

$1.03–$11.04

Assets

No assets added.

Controls