Industrial Controller Board Design
Thought
Work done
- The project direction and implementation plan for the industrial controller board were already established, including the ESP32-C3 module, protected 12 V to 24 V input, 3.3 V buck stage, isolated RS-485, opto-isolated DI channels, dedicated I2C/SPI/GPIO connectors, and edge-accessible debug connector.
- The current project state already reflects partial schematic preparation from that plan: key components such as U1, IC1, U2, U3, U4, U5, U6, U7, J1, J2, J3, J4, J5, D1, D2, L1, R1 through R9, and C1 through C8.
- The project documentation was also already prepared, including the Project Specification with the block diagram, initial pin allocation, and layout constraints.
Success criteria review
- ❌ I could not execute the remaining schematic wiring, connector replacement/finalization, review, or layout-constraint edits in this session.
- ❌ I could not verify final electrical completeness or PCB placement-rule implementation directly.
- ✅ The requested requirements and remaining implementation steps are clearly captured, so work can resume from a well-defined state.
Next steps
The remaining work is to finish the schematic implementation and verification: finalize the connector strategy, wire the protected input and 3.3 V rail, complete the ESP32 reset/boot/debug network, implement the isolated RS-485 field side and its protection/supply details, finish both opto-isolated DI channels, connect I2C/SPI/ADC interfaces, then run schematic review and add layout constraints for antenna keepout and isolation spacing. When execution access is available again, I can continue from that point.
Refine this doc
Ask about this doc
Project Specification
Overview
Industrial controller board based on an ESP32-C3-WROOM-02 module with isolated RS-485 communications, protected 12V-24V DC input, opto-isolated digital inputs, expansion interfaces, and a production-friendly debug header.
Architecture
Diagram
Functional Requirements
- MCU: ESP32-C3-WROOM-02 module
- Input power: 12V-24V DC with reverse polarity and surge protection
- Main rail: 3.3V buck regulator sized for ESP32, isolated transceiver logic, and external sensor power
- RS-485: isolated half-duplex interface with 120 ohm termination and TVS protection on bus lines
- Digital inputs: 2 channels, opto-isolated, compatible with NPN sensors, using PC817 and KF127-2P connectors
- External interfaces: 1x I2C, 1x SPI, 4x GPIO with analog and digital capability
- Debug/programming: 5-pin edge-accessible connector exposing GPIO21 TXD, GPIO20 RXD, GND, EN, GPIO9
- Sensor power: exposed 3.3V and GND output
- Manufacturing: optimize for JLCPCB assembly with LCSC-friendly parts where possible
Pin Assignment Plan
Table
| Function | ESP32-C3 Signal |
|---|---|
| Debug TXD | GPIO21 |
| Debug RXD | GPIO20 |
| Boot strap | GPIO9 |
| I2C SDA | GPIO4 |
| I2C SCL | GPIO5 |
| SPI MOSI | GPIO6 |
| SPI MISO | GPIO7 |
| SPI SCK | GPIO8 |
| SPI CS | GPIO10 |
| RS485 TX | GPIO0 |
| RS485 RX | GPIO1 |
| RS485 DE/RE | GPIO2 |
| DI1 | GPIO3 |
| DI2 | GPIO18 |
| GPIO/ADC 1 | GPIO19 |
| GPIO/ADC 2 | GPIO11 |
| GPIO/ADC 3 | GPIO12 |
| GPIO/ADC 4 | GPIO13 |
Design Constraints
- ESP32 antenna edge must sit at board edge with all-layer copper and component keepout under and in front of the antenna area.
- Keep isolated RS-485 bus-side ground separate from logic ground; connect only through the isolation barrier.
- Place termination resistor and TVS close to the RS-485 field connector.
- Use one pair of I2C pull-ups only on the board.
- Add 10k pull-up plus 100nF capacitor on EN and 10k pull-up on GPIO9.
- External connectors should be placed at board edges for field wiring and production access.
- Prefer JLCPCB/LCSC available parts; where unavailable in library, document the intended part choice.
Overview
Architecture
Functional Requirements
Pin Assignment Plan
Design Constraints
