Pin Functional Grouping

1:04

Considering project updates.

Thinking deeply about your request.

Considering project execution.

Working on your request.

Reading docs about How to apply terminal grouping rules in a Flux part project, including Section, Pin Group, Pin Orientation, and Sub-symbol Designator Suffix properties on terminals.

Addressing pin organization issues.

Clarifying execution agent planning.

I've created a plan and started applying the grouping rules.

Plan

#Goal

Apply datasheet-derived pin grouping rules to the ESP32-S3-WROOM-1-N8R2 part project so that each physical pin is uniquely assigned to one functional group as per the datasheet, ensuring no duplicates across groups.

#Implementation plan

Review Datasheet and Project File
1. Open the datasheet at ESP32-S3-WROOM-1 Datasheet to extract the pin grouping rules.
2. Inspect the current project file "ESP32-S3-WROOM-1-N8R2 Pin Functional Groups" for existing assignment and grouping details.
Create a One-Pin-One-Group Mapping
1. Enumerate all 41 datasheet pins for the ESP32-S3-WROOM-1-N8R2.
2. Map each pin to its corresponding and unique functional group based on common-function and datasheet guidelines.
Update Terminal Properties
1. For each terminal in the project, update the following properties:
  - Section
  - Pin Group
  - Pin Orientation
  - Sub-symbol Designator Suffix
2. Ensure that every modification aligns with the datasheet grouping rules.
Verify and Resolve Conflicts
1. Cross-check that every terminal has exactly one group assignment.
2. Identify and resolve any pins having missing or duplicated group assignments.
Finalize Updates
1. Save the updated project file ensuring compliance with the one-pin-one-group requirement.

#Success criteria

All 41 datasheet pins are assigned exactly one unique functional group.
Terminal properties (Section, Pin Group, Pin Orientation, Sub-symbol Designator Suffix) are updated correctly.
No pin appears in more than one functional group and there are no missing assignments.

21h

Started implementing a plan

#Goal

- Apply datasheet-derived pin grouping rules to the ESP32-S3-WROOM-1-N8R2 part project so that each physical pin is uniquely assigned to one functional group as per the datasheet, ensuring no duplicates across groups.

#Implementation plan

1. **Review Datasheet and Project File**

1. Open the datasheet at [ESP32-S3-WROOM-1 Datasheet](https://documentation.espressif.com/esp32-s3-wroom-1_wroom-1u_datasheet_en.pdf) to extract the pin grouping rules.

2. Inspect the current project file "ESP32-S3-WROOM-1-N8R2 Pin Functional Groups" for existing assignment and grouping details.

2. **Create a One-Pin-One-Group Mapping**

1. Enumerate all 41 datasheet pins for the ESP32-S3-WROOM-1-N8R2.

2. Map each pin to its corresponding and unique functional group based on common-function and datasheet guidelines.

3. **Update Terminal Properties**

1. For each terminal in the project, update the following properties:

- Section

- Pin Group

- Pin Orientation

- Sub-symbol Designator Suffix

2. Ensure that every modification aligns with the datasheet grouping rules.

4. **Verify and Resolve Conflicts**

1. Cross-check that every terminal has exactly one group assignment.

2. Identify and resolve any pins having missing or duplicated group assignments.

5. **Finalize Updates**

1. Save the updated project file ensuring compliance with the one-pin-one-group requirement.

#Success criteria

- All 41 datasheet pins are assigned exactly one unique functional group.

- Terminal properties (Section, Pin Group, Pin Orientation, Sub-symbol Designator Suffix) are updated correctly.

- No pin appears in more than one functional group and there are no missing assignments.

21h

Reviewed datasheet and existing terminals

1:09

Planning project sync.

Accessing knowledge base.

Analyzing the schematic.

Looking for "ESP32-S3-WROOM-1 pin definitions power ground GPIO USB UART JTAG SPI ADC strapping pins" in esp32-s3-wroom-1_wroom-1u_datasheet_en.pdf

21h

Task completed.

1:16

Started: Applying one-pin grouping properties

Analyzing the schematic.

21h

Applied changes.

21h

Set Pin Type to "Ground" on GND and GND, Set Section to "Ground" on GND and GND, and 57 more changes

0:01

Set GND's Pin Type to "Ground"

Set GND's Section to "Ground"

Set GND's Pin Group to "GND"

Set GND's Pin Orientation to "Bottom"

Set GND's Sub-symbol Designator Suffix to "Power"

Set GND's Pin Description to "Ground reference"

Set 3V3's Pin Type to "Power In"

Set 3V3's Section to "Power"

Set 3V3's Pin Group to "3V3"

Set 3V3's Pin Orientation to "Top"

Set 3V3's Sub-symbol Designator Suffix to "Power"

Set 3V3's Pin Description to "3.3 V supply"

Set EN's Pin Type to "Input"

Set EN's Section to "Control"

Set EN's Pin Group to "EN"

Set EN's Pin Orientation to "Left"

Set EN's Sub-symbol Designator Suffix to "Control"

Set EN's Pin Description to "Chip enable input"

Set IO4's Pin Type to "Bi-Directional"

Set IO4's Section to "Analog"

Set IO4's Pin Group to "ADC1"

Set IO4's Pin Orientation to "Left"

Set IO4's Sub-symbol Designator Suffix to "Analog_ADC1"

Set IO4's Pin Description to "ADC1 touch GPIO"

Set IO5's Pin Type to "Bi-Directional"

Set IO5's Section to "Analog"

Set IO5's Pin Group to "ADC1"

Set IO5's Pin Orientation to "Left"

Set IO5's Sub-symbol Designator Suffix to "Analog_ADC1"

Set IO5's Pin Description to "ADC1 touch GPIO"

Set IO6's Pin Type to "Bi-Directional"

Set IO6's Section to "Analog"

Set IO6's Pin Group to "ADC1"

Set IO6's Pin Orientation to "Left"

Set IO6's Sub-symbol Designator Suffix to "Analog_ADC1"

Set IO6's Pin Description to "ADC1 touch GPIO"

Set IO7's Pin Type to "Bi-Directional"

Set IO7's Section to "Analog"

Set IO7's Pin Group to "ADC1"

Set IO7's Pin Orientation to "Left"

Set IO7's Sub-symbol Designator Suffix to "Analog_ADC1"

Set IO7's Pin Description to "ADC1 touch GPIO"

Set IO15's Pin Type to "Bi-Directional"

Set IO15's Section to "Analog"

Set IO15's Pin Group to "ADC2"

Set IO15's Pin Orientation to "Left"

Set IO15's Sub-symbol Designator Suffix to "Analog_ADC2"

Set IO15's Pin Description to "ADC2 touch GPIO"

Set IO16's Pin Type to "Bi-Directional"

Set IO16's Section to "Analog"

Set IO16's Pin Group to "ADC2"

Set IO16's Pin Orientation to "Left"

Set IO16's Sub-symbol Designator Suffix to "Analog_ADC2"

Set IO16's Pin Description to "ADC2 touch GPIO"

Set IO17's Pin Type to "Bi-Directional"

Set IO17's Section to "Analog"

Set IO17's Pin Group to "ADC2"

Set IO17's Pin Orientation to "Left"

Set IO17's Sub-symbol Designator Suffix to "Analog_ADC2"

Set IO17's Pin Description to "ADC2 UART GPIO"

Set IO18's Pin Type to "Bi-Directional"

Set IO18's Section to "Analog"

Set IO18's Pin Group to "ADC2"

Set IO18's Pin Orientation to "Left"

Set IO18's Sub-symbol Designator Suffix to "Analog_ADC2"

Set IO18's Pin Description to "ADC2 UART GPIO"

Set IO8's Pin Type to "Bi-Directional"

Set IO8's Section to "Analog"

Set IO8's Pin Group to "ADC1"

Set IO8's Pin Orientation to "Left"

Set IO8's Sub-symbol Designator Suffix to "Analog_ADC1"

Set IO8's Pin Description to "ADC1 touch GPIO"

Set IO19's Pin Type to "Bi-Directional"

Set IO19's Section to "USB"

Set IO19's Pin Group to "USB"

Set IO19's Pin Orientation to "Left"

Set IO19's Sub-symbol Designator Suffix to "Communication"

Set IO19's Pin Description to "USB D minus"

Set IO20's Pin Type to "Bi-Directional"

Set IO20's Section to "USB"

Set IO20's Pin Group to "USB"

Set IO20's Pin Orientation to "Left"

Set IO20's Sub-symbol Designator Suffix to "Communication"

Set IO20's Pin Description to "USB D plus"

Set IO3's Pin Type to "Bi-Directional"

Set IO3's Section to "Analog"

Set IO3's Pin Group to "ADC1"

Set IO3's Pin Orientation to "Left"

Set IO3's Sub-symbol Designator Suffix to "Analog_ADC1"

Set IO3's Pin Description to "ADC1 touch GPIO"

Set IO46's Pin Type to "Bi-Directional"

Set IO46's Section to "GPIO"

Set IO46's Pin Group to "GPIO"

Set IO46's Pin Orientation to "Left"

Set IO46's Sub-symbol Designator Suffix to "GPIO"

Set IO46's Pin Description to "Strapping GPIO"

Set IO9's Pin Type to "Bi-Directional"

Set IO9's Section to "Communication"

Set IO9's Pin Group to "SPI"

Set IO9's Pin Orientation to "Left"

Set IO9's Sub-symbol Designator Suffix to "SPI"

Set IO9's Pin Description to "SPI GPIO signal"

Set IO10's Pin Type to "Bi-Directional"

Set IO10's Section to "Communication"

Set IO10's Pin Group to "SPI"

Set IO10's Pin Orientation to "Left"

Set IO10's Sub-symbol Designator Suffix to "SPI"

Set IO10's Pin Description to "SPI GPIO signal"

Set IO11's Pin Type to "Bi-Directional"

Set IO11's Section to "Communication"

Set IO11's Pin Group to "SPI"

Set IO11's Pin Orientation to "Left"

Set IO11's Sub-symbol Designator Suffix to "SPI"

Set IO11's Pin Description to "SPI GPIO signal"

Set IO12's Pin Type to "Bi-Directional"

Set IO12's Section to "Communication"

Set IO12's Pin Group to "SPI"

Set IO12's Pin Orientation to "Left"

Set IO12's Sub-symbol Designator Suffix to "SPI"

Set IO12's Pin Description to "SPI clock GPIO"

Set IO13's Pin Type to "Bi-Directional"

Set IO13's Section to "Communication"

Set IO13's Pin Group to "SPI"

Set IO13's Pin Orientation to "Left"

Set IO13's Sub-symbol Designator Suffix to "SPI"

Set IO13's Pin Description to "SPI GPIO signal"

Set IO14's Pin Type to "Bi-Directional"

Set IO14's Section to "Communication"

Set IO14's Pin Group to "SPI"

Set IO14's Pin Orientation to "Left"

Set IO14's Sub-symbol Designator Suffix to "SPI"

Set IO14's Pin Description to "SPI GPIO signal"

Set IO21's Pin Type to "Bi-Directional"

Set IO21's Section to "GPIO"

Set IO21's Pin Group to "GPIO"

Set IO21's Pin Orientation to "Left"

Set IO21's Sub-symbol Designator Suffix to "GPIO"

Set IO21's Pin Description to "General purpose GPIO"

Set IO47's Pin Type to "Bi-Directional"

Set IO47's Section to "Communication"

Set IO47's Pin Group to "SPI_DIFF"

Set IO47's Pin Orientation to "Left"

Set IO47's Sub-symbol Designator Suffix to "SPI"

Set IO47's Pin Description to "Differential SPI clock P"

Set IO48's Pin Type to "Bi-Directional"

Set IO48's Section to "Communication"

Set IO48's Pin Group to "SPI_DIFF"

Set IO48's Pin Orientation to "Left"

Set IO48's Sub-symbol Designator Suffix to "SPI"

Set IO48's Pin Description to "Differential SPI clock N"

Set IO45's Pin Type to "Bi-Directional"

Set IO45's Section to "GPIO"

Set IO45's Pin Group to "GPIO"

Set IO45's Pin Orientation to "Left"

Set IO45's Sub-symbol Designator Suffix to "GPIO"

Set IO45's Pin Description to "Strapping GPIO"

Set IO0's Pin Type to "Bi-Directional"

Set IO0's Section to "GPIO"

Set IO0's Pin Group to "GPIO"

Set IO0's Pin Orientation to "Left"

Set IO0's Sub-symbol Designator Suffix to "GPIO"

Set IO0's Pin Description to "Boot strapping GPIO"

Set IO35's Pin Type to "Bi-Directional"

Set IO35's Section to "Communication"

Set IO35's Pin Group to "SPI"

Set IO35's Pin Orientation to "Left"

Set IO35's Sub-symbol Designator Suffix to "SPI"

Set IO35's Pin Description to "SPI PSRAM GPIO"

Set IO36's Pin Type to "Bi-Directional"

Set IO36's Section to "Communication"

Set IO36's Pin Group to "SPI"

Set IO36's Pin Orientation to "Left"

Set IO36's Sub-symbol Designator Suffix to "SPI"

Set IO36's Pin Description to "SPI clock GPIO"

Set IO37's Pin Type to "Bi-Directional"

Set IO37's Section to "Communication"

Set IO37's Pin Group to "SPI"

Set IO37's Pin Orientation to "Left"

Set IO37's Sub-symbol Designator Suffix to "SPI"

Set IO37's Pin Description to "SPI data strobe"

Set IO38's Pin Type to "Bi-Directional"

Set IO38's Section to "Communication"

Set IO38's Pin Group to "SPI"

Set IO38's Pin Orientation to "Left"

Set IO38's Sub-symbol Designator Suffix to "SPI"

Set IO38's Pin Description to "SPI write protect"

Set IO39's Pin Type to "Bi-Directional"

Set IO39's Section to "Debug"

Set IO39's Pin Group to "JTAG"

Set IO39's Pin Orientation to "Left"

Set IO39's Sub-symbol Designator Suffix to "Debug"

Set IO39's Pin Description to "JTAG MTCK GPIO"

Set IO40's Pin Type to "Bi-Directional"

Set IO40's Section to "Debug"

Set IO40's Pin Group to "JTAG"

Set IO40's Pin Orientation to "Left"

Set IO40's Sub-symbol Designator Suffix to "Debug"

Set IO40's Pin Description to "JTAG MTDO GPIO"

Set IO41's Pin Type to "Bi-Directional"

Set IO41's Section to "Debug"

Set IO41's Pin Group to "JTAG"

Set IO41's Pin Orientation to "Left"

Set IO41's Sub-symbol Designator Suffix to "Debug"

Set IO41's Pin Description to "JTAG MTDI GPIO"

Set IO42's Pin Type to "Bi-Directional"

Set IO42's Section to "Debug"

Set IO42's Pin Group to "JTAG"

Set IO42's Pin Orientation to "Left"

Set IO42's Sub-symbol Designator Suffix to "Debug"

Set IO42's Pin Description to "JTAG MTMS GPIO"

Set RXD0's Pin Type to "Bi-Directional"

Set RXD0's Section to "Communication"

Set RXD0's Pin Group to "UART0"

Set RXD0's Pin Orientation to "Left"

Set RXD0's Sub-symbol Designator Suffix to "Communication"

Set RXD0's Pin Description to "UART0 receive GPIO"

Set TXD0's Pin Type to "Bi-Directional"

Set TXD0's Section to "Communication"

Set TXD0's Pin Group to "UART0"

Set TXD0's Pin Orientation to "Right"

Set TXD0's Sub-symbol Designator Suffix to "Communication"

Set TXD0's Pin Description to "UART0 transmit GPIO"

Set IO2's Pin Type to "Bi-Directional"

Set IO2's Section to "Analog"

Set IO2's Pin Group to "ADC1"

Set IO2's Pin Orientation to "Left"

Set IO2's Sub-symbol Designator Suffix to "Analog_ADC1"

Set IO2's Pin Description to "ADC1 touch GPIO"

Set IO1's Pin Type to "Bi-Directional"

Set IO1's Section to "Analog"

Set IO1's Pin Group to "ADC1"

Set IO1's Pin Orientation to "Left"

Set IO1's Sub-symbol Designator Suffix to "Analog_ADC1"

Set IO1's Pin Description to "ADC1 touch GPIO"

Set GND's Pin Type to "Ground"

Set GND's Section to "Ground"

Set GND's Pin Group to "GND"

Set GND's Pin Orientation to "Bottom"

Set GND's Sub-symbol Designator Suffix to "Power"

Set GND's Pin Description to "Ground reference"

21h

Removed 8 components

Removed GND

⚠️ Removed components had their net connections destroyed. Use the `@schematic` tool (with `includeNets`) to verify connectivity and re-wire any lost connections.

21h

Set Pin Type to "Ground" on GND, Set Section to "Ground" on GND, and 4 more changes

Set GND's Pin Type to "Ground"

Set GND's Section to "Ground"

Set GND's Pin Group to "GND"

Set GND's Pin Orientation to "Bottom"

Set GND's Sub-symbol Designator Suffix to "Power"

Set GND's Pin Description to "Exposed ground pad"

21h

flux

0:02

Applied the datasheet-derived grouping rule to the ESP32-S3-WROOM-1-N8R2 terminals: all valid 41 datasheet pins now have Section, Pin Group, Pin Orientation, and Sub-symbol Designator Suffix assignments, and the duplicate out-of-range GND terminals were removed. I also updated the ESP32-S3-WROOM-1-N8R2 Pin Functional Groups project file with the applied rule summary.

Run ERC check

Show mapping table

Check terminal properties

Export metadata

21h

Refine this doc

Ask about this doc

ESP32-S3-WROOM-1-N8R2 Pin Functional Groups

Source: Espressif ESP32-S3-WROOM-1 / WROOM-1U datasheet, Table 3-1 Pin Definitions. The module has 41 pins. Each physical pin is assigned to exactly one primary functional group below, even when the datasheet lists multiple alternate functions.

Grouping rule

For multi-function GPIO pins, I assigned each pin to the most common / most identifying function family shown in the datasheet:

Supply and ground pins are grouped first.
EN is grouped as Control.
USB D-/D+ pins are grouped as USB instead of general GPIO.
UART0 dedicated labels RXD0/TXD0 are grouped as UART0.
MTCK/MTDO/MTDI/MTMS pins are grouped as JTAG / Debug.
Pins with ADC/TOUCH/RTC functions are grouped by ADC bank where possible.
FSPI/SUBSPI-capable pins are grouped as SPI / Flash-PSRAM Expansion where that is their most distinguishing shared function.
Remaining plain GPIO-only pins are grouped as General GPIO.

Power

Pin name	Pin no.	Datasheet function	Suggested section	Suggested pin group	Flux pin type
3V3	2	Power supply	Power	3V3	Power In

Ground

Pin name	Pin no.	Datasheet function	Suggested section	Suggested pin group	Flux pin type
GND	1	GND	Ground	GND	Ground
GND	40	GND	Ground	GND	Ground
EPAD	41	GND	Ground	GND	Ground

Control / Enable

Pin name	Pin no.	Datasheet function	Suggested section	Suggested pin group	Flux pin type
EN	3	High: on, enables the chip. Low: off, chip powers off. Do not leave floating.	Control	EN	Input

USB

Pin name	Pin no.	Datasheet function	Suggested section	Suggested pin group	Flux pin type
IO19	13	RTC_GPIO19, GPIO19, U1RTS, ADC2_CH8, CLK_OUT2, USB_D-	USB	USB	Bi-Directional
IO20	14	RTC_GPIO20, GPIO20, U1CTS, ADC2_CH9, CLK_OUT1, USB_D+	USB	USB	Bi-Directional

UART0 / Programming Console

Pin name	Pin no.	Datasheet function	Suggested section	Suggested pin group	Flux pin type
RXD0	36	U0RXD, GPIO44, CLK_OUT2	Communication	UART0	Bi-Directional
TXD0	37	U0TXD, GPIO43, CLK_OUT1	Communication	UART0	Bi-Directional

JTAG / Debug

Pin name	Pin no.	Datasheet function	Suggested section	Suggested pin group	Flux pin type
IO39	32	MTCK, GPIO39, CLK_OUT3, SUBSPICS1	Debug	JTAG	Bi-Directional
IO40	33	MTDO, GPIO40, CLK_OUT2	Debug	JTAG	Bi-Directional
IO41	34	MTDI, GPIO41, CLK_OUT1	Debug	JTAG	Bi-Directional
IO42	35	MTMS, GPIO42	Debug	JTAG	Bi-Directional

ADC1 / Touch / RTC GPIO

Pin name	Pin no.	Datasheet function	Suggested section	Suggested pin group	Flux pin type
IO1	39	RTC_GPIO1, GPIO1, TOUCH1, ADC1_CH0	Analog	ADC1	Bi-Directional
IO2	38	RTC_GPIO2, GPIO2, TOUCH2, ADC1_CH1	Analog	ADC1	Bi-Directional
IO3	15	RTC_GPIO3, GPIO3, TOUCH3, ADC1_CH2	Analog	ADC1	Bi-Directional
IO4	4	RTC_GPIO4, GPIO4, TOUCH4, ADC1_CH3	Analog	ADC1	Bi-Directional
IO5	5	RTC_GPIO5, GPIO5, TOUCH5, ADC1_CH4	Analog	ADC1	Bi-Directional
IO6	6	RTC_GPIO6, GPIO6, TOUCH6, ADC1_CH5	Analog	ADC1	Bi-Directional
IO7	7	RTC_GPIO7, GPIO7, TOUCH7, ADC1_CH6	Analog	ADC1	Bi-Directional
IO8	12	RTC_GPIO8, GPIO8, TOUCH8, ADC1_CH7, SUBSPICS1	Analog	ADC1	Bi-Directional

ADC2 / Touch / RTC GPIO

Pin name	Pin no.	Datasheet function	Suggested section	Suggested pin group	Flux pin type
IO15	8	RTC_GPIO15, GPIO15, U0RTS, ADC2_CH4, XTAL_32K_P	Analog	ADC2	Bi-Directional
IO16	9	RTC_GPIO16, GPIO16, U0CTS, ADC2_CH5, XTAL_32K_N	Analog	ADC2	Bi-Directional
IO17	10	RTC_GPIO17, GPIO17, U1TXD, ADC2_CH6	Analog	ADC2	Bi-Directional
IO18	11	RTC_GPIO18, GPIO18, U1RXD, ADC2_CH7, CLK_OUT3	Analog	ADC2	Bi-Directional

SPI / Flash-PSRAM Expansion

Pin name	Pin no.	Datasheet function	Suggested section	Suggested pin group	Flux pin type
IO9	17	RTC_GPIO9, GPIO9, TOUCH9, ADC1_CH8, FSPIHD, SUBSPIHD	Communication	SPI	Bi-Directional
IO10	18	RTC_GPIO10, GPIO10, TOUCH10, ADC1_CH9, FSPICS0, FSPIIO4, SUBSPICS0	Communication	SPI	Bi-Directional
IO11	19	RTC_GPIO11, GPIO11, TOUCH11, ADC2_CH0, FSPID, FSPIIO5, SUBSPID	Communication	SPI	Bi-Directional
IO12	20	RTC_GPIO12, GPIO12, TOUCH12, ADC2_CH1, FSPICLK, FSPIIO6, SUBSPICLK	Communication	SPI	Bi-Directional
IO13	21	RTC_GPIO13, GPIO13, TOUCH13, ADC2_CH2, FSPIQ, FSPIIO7, SUBSPIQ	Communication	SPI	Bi-Directional
IO14	22	RTC_GPIO14, GPIO14, TOUCH14, ADC2_CH3, FSPIWP, FSPIDQS, SUBSPIWP	Communication	SPI	Bi-Directional
IO35	28	SPIIO6, GPIO35, FSPID, SUBSPID	Communication	SPI	Bi-Directional
IO36	29	SPIIO7, GPIO36, FSPICLK, SUBSPICLK	Communication	SPI	Bi-Directional
IO37	30	SPIDQS, GPIO37, FSPIQ, SUBSPIQ	Communication	SPI	Bi-Directional
IO38	31	GPIO38, FSPIWP, SUBSPIWP	Communication	SPI	Bi-Directional
IO47	24	SPICLK_P_DIFF, GPIO47, SUBSPICLK_P_DIFF	Communication	SPI_DIFF	Bi-Directional
IO48	25	SPICLK_N_DIFF, GPIO48, SUBSPICLK_N_DIFF	Communication	SPI_DIFF	Bi-Directional

General GPIO / Boot-Strap Style GPIO

Pin name	Pin no.	Datasheet function	Suggested section	Suggested pin group	Flux pin type
IO0	27	RTC_GPIO0, GPIO0	GPIO	GPIO	Bi-Directional
IO21	23	RTC_GPIO21, GPIO21	GPIO	GPIO	Bi-Directional
IO45	26	GPIO45	GPIO	GPIO	Bi-Directional
IO46	16	GPIO46	GPIO	GPIO	Bi-Directional

Count check

Power: 1 pin
Ground: 3 pins
Control: 1 pin
USB: 2 pins
UART0: 2 pins
JTAG / Debug: 4 pins
ADC1 / Touch / RTC GPIO: 8 pins
ADC2 / Touch / RTC GPIO: 4 pins
SPI / Flash-PSRAM Expansion: 12 pins
General GPIO: 4 pins
Total: 41 unique physical pins

No pin is repeated across groups in this list.

Applied terminal property rule

The project terminals have been updated to follow this one-pin-one-group mapping:

Section is the primary functional section from the table above.
Pin Group is the unique common function group chosen for that physical pin.
Pin Orientation follows Flux IC symbol rules: power at Top, ground at Bottom, bidirectional/control pins at Left, and TXD0 at Right.
Sub-symbol Designator Suffix splits the 41-pin module into Power, Control, Communication, Debug, Analog_ADC1, Analog_ADC2, SPI, and GPIO blocks.
Extra duplicate GND terminals that were numbered outside the datasheet pin range were removed so the part project now matches the 41 datasheet pins.

Datasheet notes to preserve

Type legend: P = power supply; I = input; O = output; T = high impedance.
For pins 28–30, the default function is decided by eFuse bit.
For modules with Octal SPI PSRAM, pins IO35, IO36, and IO37 are connected to the Octal SPI PSRAM and are not available for other uses. The ESP32-S3-WROOM-1-N8R2 variant has 2 MB PSRAM; verify the exact internal PSRAM interface before exposing those pins as user GPIO in a design.
For ESP32-S3R16V-based modules, GPIO47 and GPIO48 use 1.8 V logic because VDD_SPI is 1.8 V. This note is listed in the shared datasheet but may not apply to the N8R2 variant.

Grouping rule

Power

Ground

Control / Enable

USB

UART0 / Programming Console

JTAG / Debug

ADC1 / Touch / RTC GPIO

ADC2 / Touch / RTC GPIO

SPI / Flash-PSRAM Expansion

General GPIO / Boot-Strap Style GPIO

Count check

Applied terminal property rule

Datasheet notes to preserve

Reviews

Documents

ESP32-S3-WROOM-1-N8R2 Pin Functional Groups

Symbol Pin Group Audit — ESP32-S3-WROOM-1-N8R2

Expected 41-Pin Grouping Table — ESP32-S3-WROOM-1-N8R2

Assets

ESP32-S3-WROOM-1-N8R2-thumb.png

ESP32-S3-WROOM-1-N8R2-thumbThumbnail

step

ESP32-S3-WROOM-1-N8R2/ESP32-S3-WROOM-1-N8R2.3dshapes/WIRELM-SMD_ESP32-S3-WROOM-1.step

ESP32-S3-WROOM-1-N8R2/ESP32-S3-WROOM-1-N8R2 Model3D Model

kicad_mod

ESP32S3WROOM1N8R2.kicad_mod

FP_ESP32S3WROOM1N8R2

kicad_mod

ESP32-S3-WROOM-1-N8R2/ESP32-S3-WROOM-1-N8R2.pretty/WIRELM-SMD_ESP32-S3-WROOM-1.kicad_mod

ESP32-S3-WROOM-1-N8R2/ESP32-S3-WROOM-1-N8R2 FootprintFootprint

ESP32-S3-WROOM-1(N8R2) Symbol.svg

ESP32-S3-WROOM-1(N8R2) SymbolDefault

Project Name

ESP32-S3-WROOM-1-N8R2

Description

WiFi 802.11a/b/g/n, Bluetooth v5.0 Transceiver Module 2.4GHz PCB Trace

The ESP32-S3-WROOM-1-N8R2 is a compact, low-power Wi-Fi and Bluetooth® Low Energy (BLE) module developed by Espressif Systems. It is based on the ESP32-S3 system-on-chip (SoC), which integrates a dual-core Xtensa® LX7 processor optimized for high performance and edge AI processing.

This module includes 8 MB of external SPI flash memory and 2 MB of PSRAM, enabling efficient handling of memory-intensive applications such as graphical interfaces, buffering, and embedded machine learning workloads.

Designed for flexibility and scalability, the module integrates RF components, power management, and a wide range of peripherals into a surface-mount package suitable for IoT, industrial, and consumer electronics applications.

Key Features Dual-core Xtensa® LX7 processor operating up to 240 MHz Integrated 2.4 GHz Wi-Fi (802.11 b/g/n) Bluetooth 5 Low Energy support Embedded 8 MB SPI flash memory Integrated 2 MB PSRAM AI acceleration through vector instruction support USB OTG (full-speed) capability Multiple low-power operating modes Built-in hardware security features Extensive peripheral interface support Functional Overview

The module consists of several integrated subsystems, including a dual-core processing unit, memory subsystem (flash and PSRAM), RF subsystem for wireless communication, peripheral interface controllers, power management circuitry, and a hardware-based security engine.

Electrical Characteristics Operating voltage range: 3.0 V to 3.6 V (typical 3.3 V) Operating temperature range: -40°C to +85°C RF operating frequency: 2.4 GHz Current consumption varies depending on operating mode, ranging from microamp levels in deep sleep to hundreds of milliamps during active transmission Processor and Memory

The module features a dual-core Xtensa® LX7 CPU capable of running at frequencies up to 240 MHz. It includes approximately 512 KB of internal SRAM, supplemented by 8 MB of external flash memory and 2 MB of PSRAM for extended data storage and processing.

Wireless Connectivity

The ESP32-S3-WROOM-1-N8R2 supports Wi-Fi communication compliant with 802.11 b/g/n standards in the 2.4 GHz band. It also supports Bluetooth 5 Low Energy for short-range wireless communication. The module includes an integrated PCB antenna and supports RF output power up to approximately +20 dBm.

Peripheral Interfaces

The module provides a wide range of interfaces, including general-purpose input/output (GPIO) pins, SPI, I2C, UART, and I2S for audio applications. It also supports PWM for LED control, a 12-bit analog-to-digital converter (ADC), and USB OTG functionality. Pin functions are multiplexed to maximize flexibility.

Power Management

Power efficiency is achieved through multiple operating modes, including active mode, modem sleep, light sleep, and deep sleep. The module includes an RTC subsystem for low-power timekeeping and supports dynamic frequency scaling to optimize performance and energy consumption.

Security Features

The module incorporates several hardware-based security mechanisms, including secure boot, flash encryption, and digital signature verification. It also includes a hardware random number generator and cryptographic accelerators supporting AES, SHA, RSA, and ECC algorithms.

Mechanical Characteristics

The module is designed for surface-mount integration and measures approximately 18 mm by 25.5 mm. It includes an onboard PCB antenna and is suitable for compact embedded designs.

Pin Configuration Overview

GPIO pins are multiplexed to support various peripheral functions such as analog inputs, communication interfaces, and control signals. Dedicated pins are provided for power supply, module enable, and boot configuration.

Typical Applications Internet of Things (IoT) devices Smart home systems Industrial automation and monitoring Edge AI and machine learning applications Wearable electronics Audio and multimedia systems USB-enabled embedded devices Compliance

The module is designed to meet Wi-Fi and Bluetooth standards and is compliant with RoHS requirements. Certification such as FCC or CE may apply depending on the specific module variant and deployment.

Ordering Information

The ESP32-S3-WROOM-1-N8R2 variant includes 8 MB of flash memory and 2 MB of PSRAM.

#commonpartslibrary #integratedcircuit #transceiver #wireless #rf

Properties

Manufac…er Name

ESPRESSIF(乐鑫)

Designator Prefix

Manufac… Number

ESP32-S3-WROOM-1-N8R2

LCSC Part Number

C2913204

Package …se Code

WIRELM-SMD_ESP32-S3-WROOM-1

Part Type

WiFi Modules

JLCPCB P…rt Class

Extended Part

Datasheet URL

documentation.espressif.com/esp32-s3-wroom-1_wroom-1u_datasheet_en.pdf

License

creativecommons.org/licenses/by/4.0/

Symbol Style

parametric-v1

Pricing & Availability

See prices from popular manufacturers for your project.

Controls

Welcome 👋

Flux accelerates your PCB design with AI.

Create your account to start using this component and bring your ideas to life.

lcsc / ESP32-S3-WROOM-1-N8R2

Files