Chat

Hey Katherina,
How can I help you?

ADC0_AIN2
gpmc_a0
ddr_a4
VDD_CORE
E23
VSS
gpio5_11
AA2
C25
spi0_sclk
VDD_CORE
gpmc_a11
D14
ddr_ba1
T6
cam1_data8
U22
gpmc_csn0
dss_ac_bias_en
G25
Y4
VDD_MPU
gpmc_be1n
VDDA3P3V_USB0
cam1_wen
W15
VDD_CORE
VDDA1P8V_USB1
dss_data9
C2
dss_data10
VSS
dss_data2
B14
gpmc_a1
ddr_d2
VSS
W24
V24
VSS
ADC1_AIN1
A13
cam0_wen
AD4
VDDA1P8V_USB0
A16
cam0_data7
cam0_field
uart1_txd
ddr_a1
V6
VDD_CORE
F16
VSS
CAP_VDD_RTC
ADC1_AIN3
C13
L24
VDD_MPU
T24
ddr_d13
ddr_casn
ddr_cke1
VDD_MPU
N23
B24
AC2
gpmc_ad6
VSS
VSS
ADC1_AIN6
dss_vsync
cam1_vd
B1
N21
spi0_cs0
Y20
B3
M25
L23
uart0_rtsn
ddr_d0
E17
dss_data14
VDDS
J7
VSS
Y2
gpmc_ad15
ddr_a7
cam0_data2
CAP_VBB_MPU
H19
VSS
spi2_sclk
gpmc_a10
cam0_data0
AA25
ddr_d12
ddr_d17
ddr_a10
Y24
ADC1_AIN4
Y1
cam0_vd
dss_data13
D1
VSS
VDD_CORE
VDD_MPU
VSS
gpmc_clk
VDDS
B25
RTC_XTALOUT
gpmc_ad11
dss_data8
F25
ADC0_VREFP
ADC0_AIN1
uart3_ctsn
VDD_MPU
ddr_a8
VDD_CORE
gpmc_ad9
J18
ADC0_AIN4
cam0_data3
RTC_WAKEUP
RTC_PMIC_EN
gpmc_a9
gpmc_be0n_cle
VDD_CORE
ddr_a15
VSS
gpio5_13
ADC1_AIN7
AB2
G3
dss_hsync
VSS
H25
C24
VSS
spi0_d1
ddr_d10
B12
gpmc_a6
VSS
B2
RTC_PWRONRSTn
C1
gpmc_ad8
AB24
cam1_data3
G24
M24
VDD_CORE
VSS
VDD_CORE
cam1_data0
G5
cam0_data4
VDD_CORE
ddr_csn1
VDD_MPU
ddr_d19
gpmc_a4
dss_data12
VDD_MPU
AA24
gpmc_ad12
VSS
cam1_data2
J1
A14
spi4_sclk
gpmc_ad7
ddr_a11
cam1_data5
VSS
ADC0_AIN5
spi0_cs1
W22
VSS
gpmc_ad10
Y3
F2
VSS
VDD_MPU
dss_data11
AA1
ADC1_VREFN
W25
dss_data0
D13
F22
VDD_CORE
VSS
RTC_KALDO_ENn
C16
B15
G1
AC1
uart1_rtsn
ADC1_AIN2
U23
VDD_CORE
VSS
VDD_CORE
F14
VDD_MPU
dss_data6
W2
cam0_pclk
uart1_rxd
spi0_d0
CAP_VDD_SRAM_CORE
VSS
gpmc_a5
ADC1_AIN0
U2
Y25
ddr_a12
VDD_CORE
AA3
VDD_CORE
H23
CAP_VDDS1P8V_IOLDO
Y23
ADC1_AIN5
cam0_hd
gpmc_a2
ADC0_AIN6
VDD_CORE
dss_data1
G16
AB1
VSS
VDDA_ADC0
gpmc_ad14
VSS
VSS
F13
VDD_MPU
cam1_data7
VDD_CORE
P21
gpmc_ad13
E10
ddr_a6
K7
VSS
AC3
cam1_field
K23
VSS
ddr_a13
ddr_ba2
G4
cam1_hd
G22
ddr_a0
VSS
F1
clkreq
H8
gpmc_a7
VSS
U24
B13
AC15
gpmc_ad3
VSS
W23
W4
cam1_data6
G10
W5
VSS
ddr_d1
VDD_CORE
VSS
A2
ddr_csn0
VSS
C23
U13
D2
G2
G13
F10
H2
VDD_CORE
F8
H24
VSS
VSS
cam1_data1
J2
G11
spi2_d0
ddr_d16
VSS
cam0_data9
cam0_data5
gpmc_ad4
T25
VDD_CORE
VSS
uart0_ctsn
dss_data15
CAP_VDD_SRAM_MPU
B16
V16
cam1_data9
spi4_d1
D10
ddr_d15
F17
U1
gpio5_9
cam1_data4
A15
ddr_a2
gpmc_csn1
ADC0_VREFN
F4
AD5
ddr_cke0
ddr_a14
VDD_CORE
gpmc_a8
VSS
gpmc_advn_ale
gpio5_10
spi4_cs0
ADC0_AIN7
VDD_MPU
dss_pclk
vdd_mpu_mon
M1
G21
VSS
VSS
T1
gpmc_a3
ddr_a3
U25
N24
gpmc_ad5
gpio5_12
gpmc_ad1
J6
VDD_MPU
N2
C14
VSS
spi4_d0
RTC_XTALIN
D16
VDD_CORE
VDDA_ADC1
ddr_ck
spi2_cs0
VDD_CORE
VSS
B17
cam0_data8
VDDS
spi2_d1
Y22
VDDA3P3V_USB1
H1
uart1_ctsn
dss_data4
A17
VSS
VDDS
ddr_a5
F3
E16
ddr_d11
cam0_data6
VSS
gpio5_8
gpmc_ad2
ADC1_VREFP
ddr_ba0
ADC0_AIN3
cam0_data1
N22
VSS
uart0_rxd
uart0_txd
W6
VDD_CORE
dss_data7
ADC0_AIN0
N4
gpmc_ad0
VSS
cam1_pclk
VSS
ddr_a9
D24
V1
dss_data3
VSS
V25
uart3_rtsn
dss_data5
W1
VSS
ddr_d18
VDD_CORE
ddr_d14

No files yet

Documents

    Documents are markdown text files which describe project goals, capture details, or even simulation outputs.

    Assets

    AM4378BZDN100 AM4378BZDN100_1_1 Symbol.svg

    AM4378BZDN100 AM4378BZDN100_1_1 SymbolDefault

    AM4378BZDN100/AM4378BZDN100.pretty/BGA-491_L17.0-W17.0-P0.65-BR_TI_ZDN.kicad_mod

    AM4378BZDN100/AM4378BZDN100 FootprintFootprint

    AM4378BZDN100

    AM4378BZDN100 thumbnail
    Microcontroller Units (MCUs/MPUs/SOCs) AM4378BZDN100 BGA-491_L17.0-W17.0-P0.65-BR_TI_ZDN LCSC Part Number: C1522472 JLCPCB Part Class: Extended Part Manufactured by TI(德州仪器)

    Properties

    AM4378BZDN100

    TI(德州仪器)

    Microcontroller Units (MCUs/MPUs/SOCs)

    U

    C1522472

    BGA-491_L17.0-W17.0-P0.65-BR_TI_ZDN

    Extended Part

    Pricing & Availability

    DPN

    Stock

    Qty 1

    4

    0–73

    $11.865–$17.6025

    1

    0

    $0.00

    1

    5

    $14.5899

    1

    0

    $22.90

    2

    73

    $17.6025–$17.7345

    Controls