Chat

Hey Danyelle,
How can I help you?

ADC0_AIN5
F14
V1
mcasp0_aclkr
B6
W18
xdma_event_intr0
VDD_MPU
VSS
VSS
AD19
E1
ADC0_AIN3
dss_data15
gpio5_13
gpio5_8
PWRONRSTn
mmc0_dat3
mcasp0_ahclkr
VDD_MPU
C5
T1
B5
ADC0_VREFP
VDD_MPU
AC20
ddr_a1
ddr_a8
C23
AC23
H22
VSS
VSS
U2
spi4_sclk
AB19
VSS
J24
TMS
ddr_csn1
VDD_CORE
spi0_sclk
VSS
VDDA3P3V_USB0
ddr_a10
VDDS
Y3
mii1_rxd0
ADC0_AIN0
mcasp0_fsx
VSS_RTC
F7
dss_data3
VDD_CORE
V3
RTC_PMIC_EN
TDO
VDD_MPU
I2C0_SDA
VSS
AD18
VSS
E11
gpio5_11
W24
C6
AD25
dss_data12
VDDS
ddr_ba2
VSS
AA18
gpio5_10
mcasp0_aclkx
ADC0_AIN1
VDDA1P8V_USB0
AE20
AE18
VSS
VSS
W25
VDD_CORE
VDD_CORE
T25
TCK
H9
B12
W5
ddr_a12
spi4_d0
spi4_d1
VDDS
mii1_tx_clk
I2C0_SCL
ddr_casn
W4
AC1
dss_data9
dss_vsync
mii1_rxd1
ddr_a14
A11
dss_data7
G8
D8
ddr_dqm2
spi0_d0
VSS
AC2
AD5
dss_ac_bias_en
G14
AB20
V2
VSS
VDD_CORE
ddr_csn0
ddr_dqm3
xdma_event_intr1
ADC1_VREFN
ddr_a4
V4
W16
spi4_cs0
E13
ADC1_AIN3
mii1_rxd2
A3
A6
VDDS
EMU0
VDD_MPU
mii1_txd2
VDD_CORE
C10
Y18
spi2_d0
D11
ddr_dqm1
mii1_txd0
J25
mii1_col
K5
ADC0_AIN7
A7
F10
VSS
AE23
mcasp0_ahclkx
U23
dss_pclk
B10
AE22
U1
VSS
VDDS
mmc0_dat2
mcasp0_axr0
VSS
D7
mcasp0_axr1
ddr_dqsn3
WARMRSTn
ddr_a9
E23
ddr_a5
dss_data4
T6
C8
B4
K21
ddr_dqsn2
K24
AE21
A12
H11
VDD_MPU
F22
L21
mmc0_dat0
AB1
dss_data13
W6
VSS_OSC
ddr_a2
VSS
U24
VSS
ADC1_AIN6
AD20
VSS
L22
B7
U22
VDD_MPU
V24
VDD_CORE
A5
AC3
dss_data8
spi2_d1
AD21
F3
VSS
gpmc_wpn
N21
G21
K6
A8
ddr_a7
vdd_mpu_mon
E2
dss_data2
eCAP0_in_PWM0_out
VSS
mii1_crs
J5
VSS
J4
A9
F16
dss_data0
VSS
VDD_MPU
VSS
dss_data1
H17
VSS
rmii1_ref_clk
ddr_a3
N4
XTALOUT
AE17
H1
AC21
VDD_CORE
J8
VDDS
C11
E8
A10
VDD_CORE
G4
VDDS
mii1_rx_dv
VDD_MPU
gpmc_wait0
clkreq
J6
mmc0_clk
B11
gpio5_12
ADC1_AIN0
XTALIN
VSS
H25
ddr_dqs2
N2
VDD_CORE
VDD_MPU
AD24
VDD_CORE
ADC1_AIN4
spi2_cs0
spi2_sclk
dss_hsync
G1
ddr_ba1
ddr_dqm0
K25
AC24
RTC_WAKEUP
ADC1_VREFP
ADC0_AIN6
ADC0_VREFN
V25
VDD_CORE
VDD_CORE
F25
M1
AC18
U25
C3
ddr_dqs0
dss_data11
L25
VSS
ddr_dqs1
ADC1_AIN7
mdio_data
VSS
VDDS
gpmc_oen_ren
mmc0_dat1
mii1_rx_er
VSS
VDD_CORE
TDI
B8
VDD_CORE
F13
G5
VDDA3P3V_USB1
AD17
EMU1
Y7
ddr_a6
mcasp0_fsr
ADC0_AIN4
mii1_txd3
RTC_XTALIN
ddr_ba0
V5
VDD_CORE
ddr_cke1
VSS
AE19
mii1_tx_en
E14
ADC1_AIN2
F8
D6
W22
nTRST
RTC_KALDO_ENN
ADC1_AIN5
G2
K4
VDD_CORE
AB18
P21
VDD_CORE
EXTINTn
F11
VSS
gpio5_9
F6
VDD_CORE
ddr_a15
RTC_XTALOUT
ADC0_AIN2
Y2
dss_data10
mdio_clk
AA3
ddr_ck
VSSA_ADC
mmc0_cmd
RTC_PWRONRSTN
dss_data6
spi0_cs1
ddr_a13
VDD_CORE
G3
VDD_CORE
AB25
AD23
VDDA1P8V_USB1
gpmc_wen
ddr_dqsn1
F19
K22
ddr_a11
mii1_txd1
Y4
E3
VDD_MPU
VDD_CORE
mii1_rx_clk
AC25
ddr_cke0
AE24
spi0_d1
VSS
H24
J3
ddr_dqsn0
VDD_MPU
AD22
ADC1_AIN1
VDDA_ADC1
VDDA_ADC0
N15
mii1_rxd3
AA19
VDD_CORE
E7
A4
VSS
ddr_a0
dss_data14
spi0_cs0
VDD_CORE
VDD_CORE
B9
AB2
AD3
ddr_dqs3
VSSA_USB
V8
dss_data5
H10
E17

No files yet

Documents

    Documents are markdown text files which describe project goals, capture details, or even simulation outputs.

    Assets

    AM4377BZDNA80/AM4377BZDNA80.pretty/BGA-491_L17.0-W17.0-P0.65-BR_TI_ZDN.kicad_mod

    AM4377BZDNA80/AM4377BZDNA80 FootprintFootprint

    AM4377BZDNA80 AM4377BZDNA80_1_1 Symbol.svg

    AM4377BZDNA80 AM4377BZDNA80_1_1 SymbolDefault

    AM4377BZDNA80

    AM4377BZDNA80 thumbnail
    Microcontroller Units (MCUs/MPUs/SOCs) AM4377BZDNA80 BGA-491_L17.0-W17.0-P0.65-BR_TI_ZDN LCSC Part Number: C2860841 JLCPCB Part Class: Extended Part Manufactured by TI(德州仪器)

    Properties

    AM4377BZDNA80

    TI(德州仪器)

    Microcontroller Units (MCUs/MPUs/SOCs)

    U

    C2860841

    BGA-491_L17.0-W17.0-P0.65-BR_TI_ZDN

    Extended Part

    Pricing & Availability

    DPN

    Stock

    Qty 1

    2

    0

    $21.57

    1

    0

    $0.00

    1

    5

    $25.5599

    1

    0

    $32.92

    Controls