This is my final AI-credit prompt for this PCB project. Please do the maximum safe completion work in one pass.
Current project:
WRIM DFIG dSPACE Sensor Interface PCB
Current status:
- Schematic scaling: PASS
- ERC/passive checks: PASS
- Placement cleanup: PASS / acceptable routing space
- Board: 160 mm × 100 mm, 4-layer
- Current channels: 2 × LEM LA25-NP
- Voltage channels: 2 × LEM LV25-P
- Op-amp: OPA4197
- dSPACE connector: TE Connectivity 5787170-9 custom footprint currently applied as TE_5787170-9_CUSTOM.kicad_mod
- Routing status: NOT ROUTING READY because connector pin numbering/orientation and final ADC protection still need verification
Design basis:
- WRIM stator voltage: 380 V line-to-line nominal
- Stator design margin: 456 V
- Rotor voltage design level: 120 V
- Expected current range: 4–6 A RMS
- dSPACE analog input range: ±10 V
- Target PCB analog output: approximately ±8.5 V maximum
- LV25-P primary resistor chains: 100 kΩ using multiple HV resistors in series
- LA25-NP: 4 primary turns currently selected for safer 6 Arms operation
IMPORTANT:
Do not fabricate or mark the board as fabrication-ready unless all safety-critical issues are closed.
If connector pin numbering/orientation is still uncertain, do not perform final routing. Instead, prepare the project so I can finish verification manually.
Task 1 — Custom connector footprint audit
Audit the custom TE_5787170-9_CUSTOM.kicad_mod footprint against the TE Connectivity 5787170-9 drawing as far as possible.
Check and report:
- 100 signal pins present
- 2-row geometry
- 1.27 mm pitch / centerline
- Right-angle PCB receptacle orientation
- Through-hole pad arrangement
- Boardlock / mechanical retention holes present
- Courtyard and keepout around connector body
- Pin 1 marker/silkscreen present
- Mating-cable direction marked
- Any dimensions that still require manual verification against the TE datasheet
If any of these cannot be verified, keep the connector status as:
CUSTOM FOOTPRINT — MANUAL DATASHEET VERIFICATION REQUIRED BEFORE MANUFACTURE.
Task 2 — Pinout and cable-verification discipline
Do not treat the provisional connector pin table as final.
Create a final “continuity-test required” table with:
- TE pin number
- PCB net
- intended dSPACE signal
- status: PROVISIONAL / VERIFY BY MULTIMETER / SPARE
- test instruction
Use the current provisional mapping:
- Pin 1: IA_OUT_ADC
- Pin 5: AGND for IA return
- Pin 2: I2_OUT_ADC
- Pin 6: AGND for I2 return
- Pin 3: VAB_OUT_ADC
- Pin 7: AGND for VAB return
- Pin 4: V2_OUT_ADC
- Pin 8: AGND for V2 return
- Pins 99–100: CHASSIS/SHIELD
- Pins 9–98: NC/SPARE
Add a strong schematic note:
“Final J1 pin mapping must be verified by continuity test between the TE 5787170-9 cable/adapter and the actual dSPACE analog input terminals before final routing or fabrication.”
Task 3 — ADC clamp/protection selection
Select and add a final analog-output protection option if suitable.
Preferred option to evaluate:
- Bidirectional TVS diode such as SMBJ12CA or a lower-capacitance analog-signal protection alternative if better.
- The analog outputs are ±10 V maximum dSPACE ADC signals.
- Protection must not significantly distort the analog measurement signal.
- Protection should be placed close to J1.
- Keep the existing series output resistance/protection resistance if appropriate, or recommend changes.
Please decide:
- Use SMBJ12CA
- Use BAT54S or similar rail-clamp arrangement
- Use a lower-capacitance ESD/TVS part
- Keep protection as a placeholder pending final part choice
Do not choose a part blindly. If SMBJ12CA capacitance/clamping is not ideal for analog accuracy, recommend the safer alternative and mark it clearly.
Task 4 — Final placement improvements only
Clean placement further if needed:
- Separate HV LV25-P resistor chains from analog conditioning
- Keep LA25-NP current paths short and away from op-amp inputs
- Keep protection components near J1
- Keep test points top-accessible
- Keep AGND and CHASSIS separate unless intentionally bonded
- Keep silkscreen readable
- Add labels for IA, I2, VAB, V2, AGND, +15V, -15V, CHASSIS, J1 Pin 1, and cable direction
Task 5 — Conditional routing
Only route the PCB if all of the following are true:
- TE 5787170-9 footprint geometry is sufficiently verified
- Pin 1 and connector orientation are clear
- Boardlock holes are included
- ADC protection part is selected and placed
- No safety-critical uncertainty remains except cable continuity verification
If these are not all true:
- Do not route final traces.
- Instead, create a “pre-routing package” with clean placement, annotated blockers, and manual verification steps.
Task 6 — Final output
Return a concise final status report with:
- ROUTED or NOT ROUTED
- FABRICATION READY or NOT FABRICATION READY
- Remaining blockers
- Connector footprint verification status
- Connector pinout verification status
- ADC protection decision
- DRC/ERC status
- Airwire status
- BOM issues
- Exact manual checks I must perform before manufacturing
If in doubt, choose safety and mark the board NOT FABRICATION READY.