Smart Parking IoT Node Design

Applied changes.

0:01

a day

flux

0:04

Work done
  • Added and wired the ParkNGo schematic: U1 ESP32 DevKitC-footprint MCU, U2–U5 QMC5883L sensors, U6 RFM95W-868S2 LoRa, BATT1 3xAA holder, and C1 100uF bulk capacitor.
  • Implemented V_BATT, GND, VCC_3V3, shared SCL/split SDA sensor nets, and LoRa SPI/control nets; GPIO19/GPIO18 are documented as shared physical nets for SDA_SPOT_B/SPI_MISO and SDA_SPOT_C/SPI_SCK.
  • Marked unused QMC5883L and ESP32 DevKit pins as no-connect and verified ERC is clean for floating pins, no-connect violations, single-pin nets, and driver conflicts.
  • Created project documentation: Project Specification, Firmware Starter, and Validation Results.
Success criteria review
  • ✅ Required components added and connected.
  • ✅ Required power, I2C, LoRa SPI/control connectivity implemented.
  • ✅ Four QMC5883L sensors are assigned Spot_A through Spot_D and documented as the vertical parking-row column.
  • ✅ ERC passes for the checked electrical categories; only PCB airwires remain because routing has not been performed yet.
Next steps
I can proceed to PCB layout next: size the board, set the stackup, place U1 with antenna edge clearance, arrange U2–U5 in a vertical column, and place power/RF sections for routing.
Place PCB layout
ESP32 antenna edge
Sensor spacing
Run DRC review
Export assembly files
a day
Sign up to send

Refine this doc
Ask about this doc
Validation Results: ParkNGo Hybrid Cluster Node
Schematic Validation
  • Components present: U1 ESP32-DEVKITC-32UE, U2-U5 QMC5883L, U6 RFM95W-868S2, BATT1 Keystone 2465 3xAA holder, C1 100uF electrolytic.
  • Nets present: V_BATT, GND, VCC_3V3, I2C_SCL, SDA_SPOT_A, SDA_SPOT_D, SPI_MOSI, LORA_CS, LORA_RST, LORA_DIO0, SDA_SPOT_B_SPI_MISO, SDA_SPOT_C_SPI_SCK.
  • Shared-pin implementation: GPIO19 is physically wired to U3 SDA and U6 MISO on SDA_SPOT_B_SPI_MISO. GPIO18 is physically wired to U4 SDA and U6 SCK on SDA_SPOT_C_SPI_SCK.
  • No-connect coverage: QMC5883L unused pins DRDY, SETC, C1, SETP, and NC pins 3/5/6/7/14 are marked no-connect on all four sensors. Unused ESP32 DevKit header pins are marked no-connect.
ERC Review
  • Floating pin: pass.
  • No-connect violation: pass.
  • Single-pin nets: pass.
  • Driver conflicts: pass.
DRC / Layout Status
  • Missing footprints: pass.
  • Airwires: active until PCB routing is performed. This is expected because the schematic is complete but the PCB has not been routed.
Known Design Notes
  • The dual-purpose GPIO18/GPIO19 architecture requires firmware serialization: LoRa SPI must be idle while Spot_B/Spot_C I2C transactions occur, and Spot_B/Spot_C SDA lines must be inactive/high-impedance during LoRa SPI activity.
  • The chosen ESP32 library part is a 38-pin DevKitC-footprint equivalent, selected to expose 5V, 3V3, and the required GPIO pins.
  • The chosen battery holder is Keystone 2465, representing a 3x AA holder with wire leads.

    Schematic Validation

    ERC Review

    DRC / Layout Status

    Known Design Notes

Documents

    Project Specification: ParkNGo Hybrid Cluster Node

    Firmware Starter: ParkNGo Hybrid Cluster Node

    Validation Results: ParkNGo Hybrid Cluster Node

Assets

No assets added.

ParkNGo Hybrid Cluster Node

ParkNGo Hybrid Cluster Node thumbnail
ParkNGo low-power ESP32 LoRaWAN smart parking hybrid cluster node with four QMC5883L magnetometers

Properties

Properties describe core aspects of the project.

Pricing & Availability

Distributor

Qty 1

Arrow

$0.03–$23.31

Digi-Key

$1.77–$19.95

LCSC

$56.68–$80.12

Mouser

$25.57–$43.82

TME

$0.00

Verical

$1.70–$6.09

Controls