Simple simulatable 2-bit synchronous JK up counter for verifying the 00→01→10→11 sequence.