Flipdot Matrix PCB Design Review
Architecture change: switch from ESP32-S3 SuperMini dev board to ESP32-S3-MINI-1 module surface-mounted directly on the PCB.
This solves the GPIO shortage (the bare module exposes 33+ usable GPIO vs the SuperMini's ~12), eliminates dev-board header alignment issues, and produces a cleaner single-PCB design. JLCPCB stocks this module and will place it via PCBA.
Please remove the ESP32-S3 SuperMini header from the schematic and replace it with the following:
- Main module ESP32-S3-MINI-1-N8 — Espressif ESP32-S3 module with 8MB flash, no PSRAM
LCSC part number: C2913201
Package: castellated LGA, 15.4mm × 20.5mm × 2.4mm, 65 pins
Built-in PCB antenna, crystal, and flash — no external support needed for those
Critical pin connections:
All VDD3P3 pins (multiple — pins 1, 3, 4, 17, in the module's "P" pins): tie to VCC_3V3 net
All GND pins: tie to GND net
EN (pin 45): reset input. Pull to VCC_3V3 via 10kΩ, then to reset button → GND
IO0 (pin 27): boot strapping pin. Pull to VCC_3V3 via 10kΩ, then to boot button → GND
IO19 (pin 23): USB D-
IO20 (pin 24): USB D+
IO45 (pin 7): strapping pin, leave at hardware default (pull to GND via 10kΩ for normal flash voltage)
IO46 (pin 26): strapping pin, leave at hardware default (no pull, or pull to GND)
All other GPIO pins (IO1, IO2, IO4-8, IO15-18, IO21, IO33-41, IO47, IO48) route to the DRV8833 driver inputs per the original spec — the GPIO assignment table from the project brief stays unchanged.
2. USB-C interface (programming + power)
Wire the existing USB-C connector (J1) as follows:
VBUS pins → existing SS14 Schottky → VM_5V net (already in place)
CC1, CC2 pins → 5.1kΩ pulldowns each (already in place)
D+ pin → through USB ESD protection (see component 3) → ESP32-S3 IO20
D- pin → through USB ESD protection → ESP32-S3 IO19
Shield/GND → GND
- USB ESD protection USBLC6-2SC6 — 6-pin USB ESD protection array
LCSC part number: C7136
Package: SOT-23-6
Connections:
Pin 1 (I/O1) → USB D-
Pin 6 (I/O2) → USB D+
Pin 3 (Vbus) → VM_5V
Pin 2, 4, 5 (GND) → GND
After this chip, D- continues to ESP32 IO19 and D+ to ESP32 IO20
- Auto-reset circuit (standard ESP32 bootloader entry) This circuit lets esptool toggle reset and boot pins via USB DTR/RTS signals, so you don't need to press buttons to flash firmware. It's the standard ESP32-S3-DevKitC-1 reference design. Components:
Q1, Q2: 2× MMBT2222ALT1G NPN transistor, SOT-23 (LCSC C8589)
R5, R6, R7, R8: 4× 10kΩ 0805 resistors (already in BOM family — LCSC C17414)
Note: this circuit assumes USB-CDC for serial communication (built into ESP32-S3 via native USB). The DTR and RTS lines come from the USB CDC interface internally, not from a separate USB-UART chip. So actually — let me correct this. With ESP32-S3 native USB, you don't need the auto-reset transistor circuit at all. The ESP32-S3 handles reset/boot entry via USB commands internally.
Skip the auto-reset transistor circuit. ESP32-S3 native USB handles this automatically.
You only need:
Manual reset button (SW1, existing): one side to EN, other side to GND
Manual boot button (SW2, new): one side to IO0, other side to GND. Add as a second tactile switch.
- Strapping pin pullups Required for the ESP32-S3 to boot correctly:
R9: 10kΩ from EN to VCC_3V3 (so EN is high by default; pressing SW1 pulls low for reset)
R10: 10kΩ from IO0 to VCC_3V3 (so IO0 is high by default for normal boot; pressing SW2 pulls low for download mode)
R11: 10kΩ from IO45 to GND (selects 3.3V flash voltage — must match the module variant)
R12: 10kΩ from IO46 to GND (selects normal boot mode at startup)
All four are 0805 resistors, LCSC C17414.
6. Decoupling for the ESP32-S3-MINI-1
The module has multiple VDD pins that need close decoupling:
1× 10µF 0805 ceramic (LCSC C15850) placed within 2mm of any VDD pin — bulk decoupling
3× 100nF 0805 ceramic (LCSC C49678) one per VDD pin group, placed within 1mm of each VDD pin
Reference the Espressif ESP32-S3-MINI-1 datasheet, section "Schematics," for the canonical decoupling pattern
These are in addition to the existing decoupling on VM_5V and VCC_3V3 rails.
7. Antenna keepout zone
This is a PCB layout rule, not a schematic addition, but include it as a design note:
The ESP32-S3-MINI-1 has a built-in PCB antenna at one edge of the module. On the PCB layout:
Mark an 11mm × 6mm clearance zone extending outward from the antenna edge of the module
This zone must contain: no copper traces, no copper pours, no ground plane, no components
Both top and bottom layers must be clear in this zone
The module should be placed so this clearance extends off the edge of the board if possible — this is the cleanest layout
Refer to the ESP32-S3 Hardware Design Guidelines, section "General Principles of PCB Layout for Modules," for the exact keepout dimensions.
8. Power requirements
The ESP32-S3-MINI-1 module only accepts 3.3V on its VDD pins — never 5V. The existing AP2112K-3.3 LDO supplies this. Confirm the schematic doesn't accidentally route VM_5V to any module pin.
Module current draw:
Active (Wi-Fi TX peak): up to 500mA momentary
Active (no radio): ~80mA typical
Light sleep: ~240µA
The AP2112K-3.3 is rated for 600mA output, which is sufficient with margin. Make sure the LDO's output capacitor is at least 10µF (already in BOM).
9. Updated BOM additions
DesignatorPartLCSCQuantityU10ESP32-S3-MINI-1-N8C29132011U11USBLC6-2SC6 ESD protectionC71361SW2Tactile switch (boot button)C3188841R9-R1210kΩ 0805 resistorC174144Additional 100nF caps near U10 VDD pins100nF 0805C496783
10. Updated BOM removals
DesignatorRemovedH1, H22× 1×9 female header (was for SuperMini)
Net BOM change: ~$2-3 cheaper than the SuperMini + 2× MCP23017 fix, and significantly more capable.
Confirm before proceeding
Please confirm:
ESP32-S3-MINI-1-N8 (C2913201) is in JLCPCB's PCBA library
The 11mm × 6mm antenna keepout zone can be accommodated in the current PCB layout (preferably extending off one edge of the board)
ERC passes cleanly with the new module footprint and all pins properly connected or marked NC
Once confirmed, proceed with the rest of the schematic exactly as originally specified — GPIO assignments, driver chips, matrix, and power all stay unchanged.
0:16
Thought for a moment
Confirmed — I’ll replace the SuperMini-header approach with the ESP32-S3-MINI-1 module, add USB ESD, boot/reset strapping, module decoupling, update the notes/firmware, then re-run ERC and fix remaining issues.
11:01
Thought for 12 sec
1/6 Verify ESP32-S3-MINI-1-N8 and USBLC6-2SC6 library parts and datasheet pin names
Thought for 5 sec
Found 1 results for ESP32-S3-MINI-1-N8 C2913201.
No results for USBLC6-2SC6 C7136.
Found 10 results for ESP32-S3-MINI-1.
Found 8 results for USBLC6-2SC6.
Read schematic.
Thought for 10 sec
Found 3 results for USB Type-C receptacle for USB 2.0 device with VBUS GND CC1 CC2 D+ D- pins, surface mount/hybrid, suitable for ESP32-S3 native USB programming and JLCPCB PCBA, preferably LCSC stocked..
Found 3 results for Find exact LCSC C2913201 ESP32-S3-MINI-1-N8 Espressif 8MB flash PCB antenna module, castellated LGA 65 pins, JLCPCB assembly stock..
Found 3 results for Find USBLC6-2SC6 ESD protection array exact LCSC C7136 or STMicroelectronics USBLC6-2SC6 SOT-23-6 for USB D+ D- ESD protection..
Thought for 8 sec
Thought for 2 sec
Read ESP32-S3-MINI-1-N8 datasheet for pin descriptions VDD3P3 pins GND pins EN.
Read USBLC6-2SC6 datasheet for pin configuration pin 1 I/O1 pin 6 I/O2 .
Thought for 15 sec
Thought for 6 sec
Read schematic.
Thought for 15 sec
Thought for 3 sec
Thought for 14 sec
Thought for 4 sec
Thought for 12 sec
Thought for 11 sec
Thought for 8 sec
Thought for 4 sec
4/6 Update project notes for SuperMini-to-MINI architecture change and antenna keepout
Thought for 26 sec
Thought for 5 sec
5/6 Update firmware project file for ESP32-S3-MINI-1 direct-module design
Thought for 41 sec
Thought for 5 sec
6/6 Run ERC and fix/justify all remaining violations
Thought for 6 sec
Completed design checks — found 364 issues.
Read layout.
Thought for 7 sec
6/6 tasks completed.
Thought for a moment
Implemented the ESP32-S3-MINI-1 architecture change: added U10, USB ESD, boot/reset strapping, module decoupling, native USB wiring, and replaced the power-only USB-C with a USB2-capable connector. ERC is clean with zero warnings/errors, and U10 is powered only from VCC_3V3, not VM_5V.
Notes/caveats are captured in ESP32-S3-MINI-1 Architecture Change, and I updated Firmware Getting Started for the direct-module pinout.
The board has enough area for the 11 mm × 6 mm antenna keepout, but exact keepout validation happens during placement. Ready to proceed to PCB placement when you approve.
Place module at edge
Run post-placement DRC
Review BOM impact
Check antenna keepout
Refine this doc
Ask about this doc
Flipdot 6x8 Matrix Controller — Imported Specification
Purpose
ESP32-S3 SuperMini controlled 6 column x 8 row flip-dot / magnetic pixel matrix. The matrix uses 48 coil/inductor positions and 14 single-ended DRV8833 half-bridge outputs arranged as 8 row rails and 6 column rails.
Power Tree
- USB-C 5V input net:
VBUS - SS14 Schottky diode from
VBUSto protected 5V motor railVM_5V VM_5Vsupplies all DRV8833 VM pins and the ESP32-S3 module 5V pinVM_5Valso feeds AP2112K-3.3 LDO input- AP2112K output net:
VCC_3V3, used for logic pull-ups / enables - Common ground net:
GND
Key Components from Uploaded BOM
| Designators | Qty | Part / Value | Package / Footprint | LCSC |
|---|---|---|---|---|
| L1-L48 | 48 | SRR4528A-100M, 10uH shielded inductor | SRR4528A | C7449 |
| U1-U7 | 7 | DRV8833RTYR dual H-bridge | WQFN-16-EP 4x4mm P0.65 | C154936 |
| U8 | 1 | ESP32-S3 SuperMini module via headers | 2x 1x8 header sockets | - |
| U9 | 1 | AP2112K-3.3 LDO | SOT-23-5 | C460340 |
| D1 | 1 | SS14 Schottky diode | SMA / DO-214AC | C8678 |
| J1 | 1 | USB-C 6-pin receptacle | TYPE-C-304-LCD | C165948 |
| C_BULK | 1 | 1000uF 16V electrolytic | 8x10mm | C13585 |
| C1-C10 | 10 | 100nF 50V X7R | 0805 | C49678 |
| C11-C13 | 3 | 10uF 16V X5R | 0805 | C15850 |
| R1-R2 | 2 | 5.1k 1% USB-C CC pulldown | 0805 | C17749 |
| R3 | 1 | 10k 1% nSLEEP pullup | 0805 | C17414 |
| R4 | 1 | 1k status LED resistor | 0805 | C17513 |
| LED1 | 1 | Green LED | 0805 | C72043 |
| SW1 | 1 | SMD tactile switch | 6x6mm | C318884 |
| H1-H2 | 2 | 1x8 female headers | 2.54mm | C124378 |
Driver Mapping
- U1: ROW0 on bridge A, ROW1 on bridge B
- U2: ROW2 on bridge A, ROW3 on bridge B
- U3: ROW4 on bridge A, ROW5 on bridge B
- U4: ROW6 on bridge A, ROW7 on bridge B
- U5: COL0 on bridge A, COL1 on bridge B
- U6: COL2 on bridge A, COL3 on bridge B
- U7: COL4 on bridge A, COL5 on bridge B
Each used rail connects to OUT1 of the corresponding bridge; OUT2 pins are intentionally unused/no-connect in the uploaded design.
ESP32-S3 GPIO Mapping
| Function | GPIO |
|---|---|
| R0_IN1 / R0_IN2 | 1 / 2 |
| R1_IN1 / R1_IN2 | 3 / 4 |
| R2_IN1 / R2_IN2 | 5 / 6 |
| R3_IN1 / R3_IN2 | 7 / 8 |
| R4_IN1 / R4_IN2 | 9 / 10 |
| R5_IN1 / R5_IN2 | 11 / 12 |
| R6_IN1 / R6_IN2 | 13 / 14 |
| R7_IN1 / R7_IN2 | 15 / 16 |
| C0_IN1 / C0_IN2 | 17 / 18 |
| C1_IN1 / C1_IN2 | 21 / 33 |
| C2_IN1 / C2_IN2 | 34 / 35 |
| C3_IN1 / C3_IN2 | 36 / 37 |
| C4_IN1 / C4_IN2 | 38 / 39 |
| C5_IN1 / C5_IN2 | 40 / 41 |
| Status LED | 48 |
Matrix Netlist Rule
For every cell in row
r and column c, inductor Lrc connects:- Pin 1 to
ROWr - Pin 2 to
COLc
Designator convention used in Flux:
L1 = L00, L2 = L01, ... row-major through L48 = L75.Layout Targets from Uploaded Workflow
- Board: 70mm x 60mm, 2-layer FR-4
- Top side assembly only
- USB-C and power in top-left; ESP32 headers near USB-C
- Column drivers above matrix; row drivers beside matrix
- Matrix inductors placed as 6 x 8 array at 6.0mm x 5.0mm pitch
- VM_5V trunk: 30 mil; matrix rails: 20 mil; GPIO: 8 mil
- Bottom layer mostly GND pour with stitching vias
- DRV8833 exposed pads require thermal vias to GND plane
Welcome 👋
Flux helps you build PCBs faster with an AI teammate!
Create your account to collaborate, stay updated, fork your own version, and get instant answers from our AI agent.