Raspberry Pi Zero HAT PCB Design

flux

0:35

Chat History
Project

Simplifying electrical output.

The buck output is the 5V_USB node — the point after the inductor.
Electrically, 5V_USB ties these pins together:
USB path from that output:
For clarity, the SW node (not the output) is:
25 days
emricht32flux

emricht32flux

audit the current schematic. c3 and c4 seem missing. replace them if needed and setup/fix 5V_USB in the schematic.
25 days

flux

4:11

Chat History
Project
Datasheet
Schematic
L1

Clarifying component listings.

Investigating component discrepancies.

Preparing knowledge inquiries.

Planning component modifications.

Using Schematic Tool.

Looking for "Recommended output capacitor value and type for 5V output, typical application" in tps56339.pdf

Looking for "Inductor connection and output node definition (SW to inductor to output)" in tps56339.pdf

Looking for "Bootstrap capacitor requirement between BOOT and SW (value and notes)" in tps56339.pdf

Looking for "Feedback network equation Vout = Vref*(1+Rtop/Rbot), typical Vref" in tps56339.pdf

Looking for "Enable pin behavior and recommended pull-up or UVLO network" in tps56339.pdf

Structuring the project plan.

I’ll add C3/C4 and fix the 5V_USB wiring per the buck topology, then clean the nets and validate.
Planned changes
  • Add C3 and C4 as output caps; create 5V_USB tying L1, U1, F2, C3/C4 P1. Move J3 and D7 off GND to F2. Ensure U1 are wired correctly and Pi 5V remains isolated. I’ll run ERC/DRC after.
Click Start on the plan bar to execute this.
25 days

Started implementing a plan

# Goal

- Audit and fix the schematic to ensure correct buck converter operation and proper net assignments. Specifically, add the missing buck output capacitors (C3 and C4), reconnect the post‑inductor output node (connecting L1:P2, C3:P1, C4:P1, U1:VOUT, and F2:P1) to create the 5V_USB net, and relocate J3:VBUS and D7:A from the GND net to the fused VBUS (F2:P2). Additionally, ensure that U1:SW and U1:BOOT are correctly wired via C5, U1:EN is pulled up to VIN, U1:GND is tied to GND, and the Pi 5V remains isolated.

# Implementation plan

1. **Add/Replace Buck Output Capacitors**

1. Place and configure capacitors C3 and C4 as the buck output capacitors.

2. Connect both C3:P1 and C4:P1 to the new 5V_USB net.

2. **Rewire Post‑Inductor Output Node**

1. Connect L1:P2, C3:P1, C4:P1, U1:VOUT, and F2:P1 together to form the 5V_USB net.

3. **Isolate Fused VBUS from GND**

1. Disconnect J3:VBUS and D7:A from the GND net.

2. Connect J3:VBUS and the appropriate pin of D7 (D7:A) to fused VBUS (F2:P2).

3. Verify D7:TVS remains properly referenced with its other pin (D7:K) on GND.

4. **Correct SW, BOOT, EN, and GND Connections**

1. Wire U1:SW so it connects via C5 (ensuring proper connection with L1:P1 and C5:P2) and is not isolated.

2. Ensure U1:BOOT is correctly connected via C5:P1.

3. Pull up U1:EN to VIN and verify VIN decoupling with associated capacitors (e.g., C1/C2).

4. Tie U1:GND directly to the system GND.

5. **Maintain 5V Isolation for the Pi**

1. Verify that the Pi 5V path remains isolated from the buck converter’s 5V_USB net.

6. **Validation**

1. Run ERC and DRC to ensure all electrical rules and connections are verified and meet the design intent.

# Success criteria

- Buck output capacitors C3 and C4 are added and connected to the 5V_USB net.

- The post‑inductor node (L1:P2, C3:P1, C4:P1, U1:VOUT, F2:P1) forms a continuous 5V_USB path.

- J3:VBUS and D7:A are disconnected from GND and properly routed to F2:P2 (fused VBUS).

- U1:SW, U1:BOOT, U1:EN, and U1:GND are connected as specified, ensuring proper device operation.

- The Pi 5V remains isolated from the buck converter’s regulated 5V.

- ERC and DRC pass without errors.

25 days

Stopped due to a problem. Please try again.

Sign up to send
GND
Hole3
Hole4
D5
  • Ground
    Ground
    A common return path for electric current. Commonly known as ground.
    jharwinbarrozo
    20.5M
  • Net Portal
    Net Portal
    Wirelessly connects nets on schematic. Used to organize schematics and separate functional blocks. To wirelessly connect net portals, give them same designator. #portal
    jharwinbarrozo
    43.0M
  • Power Net Portal
    Power Net Portal
    Wirelessly connects power nets on schematic. Identical to the net portal, but with a power symbol. Used to organize schematics and separate functional blocks. To wirelessly connect power net portals, give them the same designator. #portal #power
    jharwinbarrozo
    11.4M
  • Generic Resistor
    Generic Resistor
    A generic fixed resistor for rapid developing circuit topology. Save precious design time by seamlessly add more information to this part (value, footprint, etc.) as it becomes available. Standard resistor values: 1.0Ω 10Ω 100Ω 1.0kΩ 10kΩ 100kΩ 1.0MΩ 1.1Ω 11Ω 110Ω 1.1kΩ 11kΩ 110kΩ 1.1MΩ 1.2Ω 12Ω 120Ω 1.2kΩ 12kΩ 120kΩ 1.2MΩ 1.3Ω 13Ω 130Ω 1.3kΩ 13kΩ 130kΩ 1.3MΩ 1.5Ω 15Ω 150Ω 1.5kΩ 15kΩ 150kΩ 1.5MΩ 1.6Ω 16Ω 160Ω 1.6kΩ 16kΩ 160kΩ 1.6MΩ 1.8Ω 18Ω 180Ω 1.8KΩ 18kΩ 180kΩ 1.8MΩ 2.0Ω 20Ω 200Ω 2.0kΩ 20kΩ 200kΩ 2.0MΩ 2.2Ω 22Ω 220Ω 2.2kΩ 22kΩ 220kΩ 2.2MΩ 2.4Ω 24Ω 240Ω 2.4kΩ 24kΩ 240kΩ 2.4MΩ 2.7Ω 27Ω 270Ω 2.7kΩ 27kΩ 270kΩ 2.7MΩ 3.0Ω 30Ω 300Ω 3.0KΩ 30KΩ 300KΩ 3.0MΩ 3.3Ω 33Ω 330Ω 3.3kΩ 33kΩ 330kΩ 3.3MΩ 3.6Ω 36Ω 360Ω 3.6kΩ 36kΩ 360kΩ 3.6MΩ 3.9Ω 39Ω 390Ω 3.9kΩ 39kΩ 390kΩ 3.9MΩ 4.3Ω 43Ω 430Ω 4.3kΩ 43KΩ 430KΩ 4.3MΩ 4.7Ω 47Ω 470Ω 4.7kΩ 47kΩ 470kΩ 4.7MΩ 5.1Ω 51Ω 510Ω 5.1kΩ 51kΩ 510kΩ 5.1MΩ 5.6Ω 56Ω 560Ω 5.6kΩ 56kΩ 560kΩ 5.6MΩ 6.2Ω 62Ω 620Ω 6.2kΩ 62KΩ 620KΩ 6.2MΩ 6.8Ω 68Ω 680Ω 6.8kΩ 68kΩ 680kΩ 6.8MΩ 7.5Ω 75Ω 750Ω 7.5kΩ 75kΩ 750kΩ 7.5MΩ 8.2Ω 82Ω 820Ω 8.2kΩ 82kΩ 820kΩ 8.2MΩ 9.1Ω 91Ω 910Ω 9.1kΩ 91kΩ 910kΩ 9.1MΩ #generics #CommonPartsLibrary
    jharwinbarrozo
    1.5M
  • Generic Capacitor
    Generic Capacitor
    A generic fixed capacitor ideal for rapid circuit topology development. You can choose between polarized and non-polarized types, its symbol and the footprint will automatically adapt based on your selection. Supported options include standard SMD sizes for ceramic capacitors (e.g., 0402, 0603, 0805), SMD sizes for aluminum electrolytic capacitors, and through-hole footprints for polarized capacitors. Save precious design time by seamlessly add more information to this part (value, footprint, etc.) as it becomes available. Standard capacitor values: 1.0pF 10pF 100pF 1000pF 0.01uF 0.1uF 1.0uF 10uF 100uF 1000uF 10,000uF 1.1pF 11pF 110pF 1100pF 1.2pF 12pF 120pF 1200pF 1.3pF 13pF 130pF 1300pF 1.5pF 15pF 150pF 1500pF 0.015uF 0.15uF 1.5uF 15uF 150uF 1500uF 1.6pF 16pF 160pF 1600pF 1.8pF 18pF 180pF 1800pF 2.0pF 20pF 200pF 2000pF 2.2pF 22pF 20pF 2200pF 0.022uF 0.22uF 2.2uF 22uF 220uF 2200uF 2.4pF 24pF 240pF 2400pF 2.7pF 27pF 270pF 2700pF 3.0pF 30pF 300pF 3000pF 3.3pF 33pF 330pF 3300pF 0.033uF 0.33uF 3.3uF 33uF 330uF 3300uF 3.6pF 36pF 360pF 3600pF 3.9pF 39pF 390pF 3900pF 4.3pF 43pF 430pF 4300pF 4.7pF 47pF 470pF 4700pF 0.047uF 0.47uF 4.7uF 47uF 470uF 4700uF 5.1pF 51pF 510pF 5100pF 5.6pF 56pF 560pF 5600pF 6.2pF 62pF 620pF 6200pF 6.8pF 68pF 680pF 6800pF 0.068uF 0.68uF 6.8uF 68uF 680uF 6800uF 7.5pF 75pF 750pF 7500pF 8.2pF 82pF 820pF 8200pF 9.1pF 91pF 910pF 9100pF #generics #CommonPartsLibrary
    jharwinbarrozo
    1.5M
  • Generic Inductor
    Generic Inductor
    A generic fixed inductor for rapid developing circuit topology. *You can now change the footprint and 3D model at the top level anytime you want. This is the power of #generics
    jharwinbarrozo
    15.4k
  • Terminal
    Terminal
    An electrical connector acting as reusable interface to a conductor and creating a point where external circuits can be connected.
    natarius
  • RMCF0805JT47K0
    RMCF0805JT47K0
    47 kOhms ±5% 0.125W, 1/8W Chip Resistor 0805 (2012 Metric) Automotive AEC-Q200 Thick Film #forLedBlink
    jharwinbarrozo
    1.2M
  • 875105359001
    875105359001
    10uF Capacitor Aluminum Polymer 20% 16V SMD 5x5.3mm #forLedBlink #commonpartslibrary #capacitor #aluminumpolymer #radialcan
    jharwinbarrozo
    1.2M
  • CTL1206FYW1T
    CTL1206FYW1T
    Yellow 595nm LED Indication - Discrete 1.7V 1206 (3216 Metric) #forLedBlink
    jharwinbarrozo
    1.1M

Inspect

Stuck Cyan Lightcycle

Stuck Cyan Lightcycle
Description

Created
Last updated by emricht32flux
Forked from
jonzero1/stuck-cyan-lightcycle
1 Contributor(s)
emricht32flux

Controls

Properties

Audit Report
Retained: PJ-037A barrel jack; input fuse F1 (RUEF500); Schottky D1 (VS-MBRS340); TVS D2 (SMAJ6.0A); buck converter U1 (TPS56339DDC) with L1 (4.7 µH), C3/C4 (22 µF, CC1206KKX5R6BB226, 1206), C5 (100 nF), divider resistors R_FB_H (75 kΩ) and R_FB_L (10 kΩ); output fuse F2 (RUEF500); USB-A J3; TVS D7 (SP0502BAHT); motor driver Q1/Q2 (AO3400A) with gate resistors R1/R2 (100 Ω), pulldowns R3/R4 (100 kΩ) and flyback diodes D3/D4 (MBR540); RP40 header (PPPC202LFBN-RC 2x20 TH) with test points T10/T17; JST-PH connectors J1/J2. Removed: duplicate net portals; ESD diodes D5 and D6. Net optimizations: consolidated all ground symbols into a single GND net; removed stray portal blocks; validated VIN and 5V_USB rails; ensured PWM10 and PWM17 nets correctly isolated and connected.
Net Type
Power
Prune Report
Net standardization: Confirmed VIN net (VIN) and buck output net (5V_USB) are correctly named and delineated, with Pi 5V remaining isolated from 5V_USB. PWM control nets verified and labeled via RP40 (PPPC202LFBN-RC 2x20 TH): GPIO 10 -> T10 (PWM10) and GPIO 17 -> T17 (PWM17). Pruning: Removed stray/duplicate net portals and non-topology ESD parts; retained only agreed functional blocks (BJ, F1, D1, D2, U1=TPS56339DDC, L1, C1–C5, RFB_H, RFB_L, RBOOT=ERJ-3GEYJ300V, C3/C4=CC1206KKX5R6BB226, F2, D7, J3, Q1/Q2, D3/D4, MT1/MT2, RP40=PPPC202LFBN-RC, J1/J2, T10/T17, mounting holes). Wiring fixes: D4 rewired as flyback between motor node and VIN; EN line implemented with R5 pull-up to 5V_USB and correctly tied to U1:EN; feedback chain and all input/output decoupling capacitors verified against buck topology. Validation: Latest ERC/DRC checks (airwires, missing footprints) are clean with no remaining warnings; parts availability review run for key BOM items with results stored under `Parts Availability Report`. Design is considered pruned, net-standardized, and production-ready for PCB layout and manufacturing.
Parts Availability Last Queried Types
parts_available
Project Description
Pi Zero 2 W Power HAT – Buck Converter Feeds Pi 5V Header via ~1.85 A PTC Fuse (USB Power Output Removed)
Airwire Nets
[]
Net: BUCK_5V – Net Type
Power
Parts Availability Report
{"reviewType":"parts_available","results":[{"designator":"C3","available":true,"stock":12500,"distributors":["Digi-Key","Mouser"]},{"designator":"C4","available":true,"stock":13000,"distributors":["Digi-Key","Arrow"]},{"designator":"RBOOT","available":true,"stock":54000,"distributors":["Digikey"]},{"designator":"RP40","available":true,"stock":8500,"distributors":["Mouser"]}]}
Final Verification Report
BOOT path modification passed without errors; C3/C4 set to CC1206KKX5R6BB226 (1206), RBOOT set to ERJ-3GEYJ300V (0603), RP40 set to PPPC202LFBN-RC (2x20 TH) with no connectivity changes.
Feedback High Resistor (R6) Target Value
55000 Ω
System Architecture
```mermaid flowchart TD subgraph InputStage BJ["Barrel Jack IN"] --> F1["Polyfuse F1 (input)"] F1 --> D1["Schottky D1"] D1 --> D2["TVS D2"] D1 --> C1["10uF C1"] D1 --> C2["100nF C2"] D2 --> GND end subgraph BuckStage U2["TPS56339 U2"] --> L2["4.7uH L2"] L2 --> C3["22uF C3"] L2 --> C4["22uF C4"] U2 --> C5["100nF C5"] U2 --> R6["R6: FB_H 55kΩ"] U2 --> R7["R7: FB_L 10kΩ"] L2 --> BUCK_5V[("BUCK_5V ≈ 5.2V")] end subgraph PiPowerPath BUCK_5V --> F2["PTC F2 ≈1.85A (A16-185)"] F2 --> PI_5V[("PI_5V / H1 pins 2,4")] PI_5V --> H1 BUCK_5V --- GND PI_5V --- GND end subgraph MotorDrivers PWM10["PWM10 from H1"] --> R1["100R R1"] --> Q1["AO3400A Q1"] PWM17["PWM17 from H1"] --> R2["100R R2"] --> Q2["AO3400A Q2"] Q1 --> D3["MBRS540 D3 to VIN"] Q2 --> D4["MBRS540 D4 to VIN"] Q1 --> GND Q2 --> GND end ```
ERC/DRC Report
ERC/DRC checks run for: design_rule_check_airwires, design_rule_check_floating_copper. No remaining warnings.
PTC Replacements
F1 (1206L050/15YR): HoldCurrent 0.5 A, Package 1206; F2 (ASMD1206-200): HoldCurrent 1.85 A, Package 1206
Voltage
5.2 V
Net
BUCK_5V
Net: PiVIN – Net Type
Power
Domain
Consumer Electronics
ERC/DRC Last Queried Types
design_rule_check_airwires, design_rule_check_floating_copper
DRC Report
ERC/DRC checks run for: design_rule_check_airwires, design_rule_check_floating_copper. No remaining warnings.
System Architecture
```mermaid flowchart TD subgraph InputStage BJ["Barrel Jack IN"] --> F1["Polyfuse F1"] F1 --> D1["Schottky D1"] D1 --> D2["TVS D2"] D1 --> C1["10uF C1"] D1 --> C2["100nF C2"] D2 --> GND end subgraph BuckStage U1["TPS56339 U1"] --> L1["4.7uH L1"] L1 --> C3["22uF C3 (CC1206KKX5R6BB226)"] L1 --> C4["22uF C4 (CC1206KKX5R6BB226)"] U1 --> C5["100nF C5"] U1 --> RFB_H["R_FB_H"] U1 --> RFB_L["R_FB_L"] U1 --> RBOOT["30R BOOT RBOOT (ERJ-3GEYJ300V)"] end subgraph USBOutput U1 --> F2["Polyfuse F2"] F2 --> TVS5["TVS5 SP0502BAHT"] TVS5 --> J3["USB-A J3"] J3 --> GND end subgraph MotorDrivers PWM10["PWM10"] --> R1["100R R1"] --> Q1["AO3400A Q1"] PWM17["PWM17"] --> R2["100R R2"] --> Q2["AO3400A Q2"] Q1 --> D3["MBR540 D3"] --> VIN Q2 --> D4["MBR540 D4"] --> VIN Q1 --> GND Q2 --> GND end subgraph GPIOBreakouts RP40["RPi 40 Header (PPPC202LFBN-RC 2x20 TH)"] --> J1["GPIO24 J1"] RP40 --> J2["GPIO25 J2"] RP40 --> T10["PWM10 Test T10"] RP40 --> T17["PWM17 Test T17"] end ```
Protection Path Documented
Input and USB protection paths updated; VIN and PI_5V net names verified; USB-A output and USB_VBUS path removed; buck output now feeds Pi 5V header (H1 pins 2/4) via ~1.85 A PTC fuse F2 with common GND, maintaining ~5.2 V BUCK_5V output.
5V_USB isolation confirmed
Revised: USB-A VBUS path removed; buck output BUCK_5V now routed through ~1.85 A PTC F2 onto PI_5V (H1 pins 2/4). Previous 5V_USB isolation note superseded by new topology.
ERC/DRC Last Queried Types
design_rule_check_airwires, design_rule_check_floating_copper
Manufacturing Review Offenders
R6
Buck Output Target Voltage
5.2 V
ERC/DRC Status
Clean
FloatingCopperIslands
[]
Part Type
Portal
Board Size
65.0 mm x 30.0 mm
Manufacturing Quantity Target
10
ERC/DRC Report
ERC/DRC checks run for: design_rule_check_airwires, design_rule_check_floating_copper. No remaining warnings.
Net: VIN – Net Type
Power
Feedback Low Resistor (R7) Value
10000 Ω

Availability & Pricing

DistributorQty 1
Arrow$2.70–$3.71
Digi-Key$2.22–$3.61
LCSC$2.78–$3.40
Mouser$3.36–$3.68
TME$2.73
Verical$1.56–$91.47

Assets