PCB Feasibility

I’ll route the PCB now: run the routing pre-check, set conservative trace-width priorities for power/control nets, auto-route the board, then review remaining airwires/DRC issues.
Routing could not continue because the account currently has no available ACUs, so AI layout/routing tools are unavailable.
Accomplished this session:
  • Started the routing phase and prepared the routing checklist.
  • Confirmed the intended routing flow: pre-check → set routing rules/width priorities → auto-route → DRC/airwire cleanup.
  • Loaded the routing/remediation procedures needed for the next step.
Open items:
  • Run routing pre-check again.
  • Set power/control routing widths and priorities.
  • Run the full-board auto-router.
  • Review and fix remaining airwires/DRC issues.
  • Add high-current copper/pour strategy after initial routing; auto-routing alone is not sufficient for the 40 A power path.
Suggested next steps:
  1. Add ACUs to the account.
  2. Then send “continue routing” and I’ll resume from the routing pre-check.
Continue routing
Set 40A strategy
Manual routing steps
Check DRC airwires
Define net priorities
U21
J10
U20
U16
U1
U17 CANL - J9 2
U12 DOUT - U1 GPIO58
J1 2 - J2 2
J1 2 - J2 2
J1 2 - J2 2
J2 1 - RSH1 2
U15 VCC - U16 IN
D3 A - D4 A
U20 ~RST - U21 ~RST
Q7 S - Q8 D
U15 AGND_3 - U15 DAP
U20 BO_OUTZ - U21 BO_OUTZ
U20 ~RST - U21 ~RST
U20 BO - U21 BO
J1 2 - J2 2
U14 FB - R32 P2
D2 A - D3 A
U21 OUT1 - J5 1
L4 P2 - RSH4 1
U2 LO - R2 P1
U20 BO - U21 BO
J11 2 - R5 P1
U2 HO - R1 P1
U4 HB - C6 P1
U14 VCC - U2 VDD
U12 ~DRDY - U1 GPIO32
U15 PGND_3 - U15 AGND_1
J1 2 - J2 2
Q10 S - Q11 D
U18 ~{WDO} - U1 XRSN
U5 HO - Q10 G
U15 RT - R35 P1
U15 VCC - C35 P1
J1 2 - J2 2
U4 LO - Q8 G
U15 AGND_3 - U15 DAP
U21 OUT2 - J5 2
R4 P2 - R6 P1
J2 1 - RSH1 2
J1 2 - J2 2
J1 2 - J2 2
J11 1 - R4 P1
U17 GND2 - J9 3
U16 OUT - U1 VDDIO_1
U14 BOOT - C24 P1
U1 VDDA_2 - U12 DVDD
J3 2 - U14 PGND
U14 VCC - C25 P1
U14 FB - R32 P2
U15 PGND_3 - U15 AGND_1
J1 2 - J2 2
U17 CANH - J9 1
U19 +VOUT - U6 AVDD
Q7 S - Q8 D
L1 P2 - RSH1 1
U20 NCS - U1 GPIO11
J11 1 - R4 P1
U21 OUT2 - J5 2
J2 1 - RSH1 2
U16 OUT - U1 VDDIO_1
U2 LO - R2 P1
U1 GPIO12 - U6 CLKIN
J1 1 - Q1 D
U16 OUT - U1 VDDIO_1
J2 1 - RSH1 2
J10 7 - U1 TCK
U12 REFIN - C48 P1
J1 1 - Q1 D
U20 OUT2 - J4 2
J1 2 - J2 2
U20 MOSI - U21 MOSI
R7 P2 - R8 P1
U21 OUT6 - J5 6
U18 ~{WDO} - U1 XRSN
J1 2 - J2 2
U14 FB - R32 P2
U14 VCC - U2 VDD
U1 GPIO6 - U5 HI
U2 HO - R1 P1
U1 GPIO15 - U8 DOUT
J1 2 - J2 2
U11 IN- - R11 P2
U1 GPIO8 - U2 EN/NC
U20 OUT3 - J4 3
U19 +VOUT - U6 AVDD
J2 1 - RSH1 2
J1 2 - J2 2
U18 ~{WDO} - U1 XRSN
J1 2 - J2 2
U1 GPIO2 - U3 HI
U14 VCC - U2 VDD
U16 OUT - U1 VDDIO_1
U20 OUT1 - J4 1
U5 LO - Q11 G
D1 A - D2 A
U15 AGND_3 - U15 DAP
U15 EN - U20 VIN
U14 EN - U15 PVIN_1
R2 P2 - Q2 G
U17 TXD - U1 GPIO30
U20 OUT5 - J4 5
U14 RT - R31 P1
U15 BOOT - C34 P1
U15 VCC - U16 IN
J1 2 - J2 2
J1 1 - Q1 D
R9 P2 - R10 P1
U4 LO - Q8 G
J1 1 - Q1 D
U12 ~DRDY - U1 GPIO32
J1 2 - J2 2
U12 REFIN - C48 P1
J10 3 - U1 GPIO35/TDI
J1 2 - J2 2
J10 1 - U1 TMS
U1 VDDA_2 - U12 DVDD
J1 2 - J2 2
U1 GPIO16 - U9 DOUT
U15 AGND_3 - U15 DAP
U14 SW - L5 P1
J1 2 - J2 2
U1 GPIO8 - U2 EN/NC
Q4 S - Q5 D
U20 BO - U21 BO
L5 P2 - C26 P1
J1 2 - J2 2
J1 2 - J2 2
Q10 S - Q11 D
D3 A - D4 A
J1 2 - J2 2
U13 OUT - U13 IN-
U20 BO_OUTZ - U21 BO_OUTZ
U17 TXD - U1 GPIO30
U10 OUTPUT - U11 IN+
Q10 S - Q11 D
U15 VCC - C35 P1
U14 PGOOD - R34 P2
J1 1 - Q1 D
L4 P2 - RSH4 1
U1 GPIO0 - U2 HI
U15 AGND_3 - U15 DAP
U1 GPIO7 - U5 LI
U20 BO - U21 BO
U1 GPIO6 - U5 HI
J1 2 - J2 2
U17 GND2 - J9 3
J2 1 - RSH1 2
U1 GPIO12 - U6 CLKIN
U14 AGND - U14 EP
U14 VCC - U2 VDD
J2 1 - RSH1 2
U1 GPIO5 - U4 LI
U21 5V_OUT - C47 P1
U20 5V_OUT - C46 P1
Q10 S - Q11 D
U15 SW_5 - L6 P1
U20 5V_OUT - C46 P1
J1 1 - Q1 D
J1 1 - Q1 D
J1 2 - J2 2
J1 2 - J2 2
J1 2 - J2 2
J1 2 - J2 2
U21 OUT4 - J5 4
J1 2 - J2 2
J2 1 - RSH1 2
D1 A - D2 A
U12 CAP - C22 P1
U15 VCC - U16 IN
J2 1 - RSH1 2
U14 SS/TRK - C27 P1
R6 P2 - R7 P1
C22 P2 - C48 P2
U15 VCC - U16 IN
Q1 S - Q2 D
U3 HO - Q4 G
U20 ~RST - U21 ~RST
U1 GPIO2 - U3 HI
C22 P2 - C48 P2
J1 2 - J2 2
U15 VCC - U16 IN
U20 MOSI - U21 MOSI
L5 P2 - C26 P1
U16 OUT - U1 VDDIO_1
U1 GPIO8 - U2 EN/NC
U1 GPIO13 - U6 DOUT
U20 BO_OUTZ - U21 BO_OUTZ
J10 1 - U1 TMS
U1 GPIO3 - U3 LI
U14 VCC - U2 VDD
U15 PGOOD - R38 P2
U5 HB - C7 P1
J2 1 - RSH1 2
U10 OUTPUT - U11 IN+
J2 1 - RSH1 2
U15 BOOT - C34 P1
J2 1 - RSH1 2
U14 PGND - U14 AGND
J2 1 - RSH1 2
U1 VDDA_2 - U12 DVDD
U13 OUT - U13 IN-
U5 HB - C7 P1
U1 GPIO8 - U2 EN/NC
L5 P2 - C26 P1
U21 OUT5 - J5 5
J1 2 - J2 2
J1 2 - J2 2
U17 CANH - J9 1
U15 VCC - U16 IN
U3 HB - C5 P1
J1 2 - J2 2
U20 OUT2 - J4 2
U4 HO - Q7 G
Q4 S - Q5 D
U1 VDDIO_SW - U1 VREFHIA
Q1 S - Q2 D
U16 OUT - U1 VDDIO_1
U18 GND - U18 EP
U21 OUT6 - J5 6
D2 A - D3 A
U1 FLT1 - U11 OUT
U14 VCC - U2 VDD
U20 EP - U21 GND
U1 VREGENZ - U1 X1
J1 2 - J2 2
U1 GPIO7 - U5 LI
C22 P2 - C48 P2
J1 2 - J2 2
U14 RT - R31 P1
U16 OUT - U1 VDDIO_1
U12 SCLK - U1 GPIO56
U18 WDI - U1 GPIO40
U14 SW - L5 P1
U1 GPIO1 - U2 LI
U1 GPIO13 - U6 DOUT
R6 P2 - R7 P1
U15 AGND_3 - U15 DAP
J1 2 - J2 2
L3 P2 - RSH3 1
U13 OUT - U13 IN-
J1 2 - J2 2
J1 2 - J2 2
U20 MOSI - U21 MOSI
U21 OUT4 - J5 4
U11 IN- - R11 P2
U20 OUT1 - J4 1
U13 OUT - U13 IN-
U14 VCC - C25 P1
U17 RXD - U1 GPIO31
U1 VDDA_2 - U12 DVDD
L5 P2 - C26 P1
J1 2 - J2 2
U20 RDELAY - C44 P1
U14 SS/TRK - C27 P1
U19 +VOUT - U6 AVDD
J1 2 - J2 2
R1 P2 - Q1 G
U20 SCLK - U21 SCLK
U1 VDDIO_SW - U1 VREFHIA
J1 2 - J2 2
J2 1 - RSH1 2
L2 P2 - RSH2 1
J11 2 - R5 P1
U14 AGND - U14 EP
U12 ~CS - U1 GPIO59
U3 LO - Q5 G
U12 ~SYNC~/~RESET - U1 GPIO33
U11 IN- - R11 P2
J1 2 - J2 2
J2 1 - RSH1 2
J1 1 - Q1 D
U1 VDDA_2 - U12 DVDD
J1 2 - J2 2
U12 DOUT - U1 GPIO58
U3 HB - C5 P1
J1 2 - J2 2
U18 ~{WDO} - U1 XRSN
U1 VREGENZ - U1 X1
U21 NCS - U1 GPIO17
U14 PGOOD - R34 P2
U1 VDDA_2 - U12 DVDD
Q7 S - Q8 D
U12 SCLK - U1 GPIO56
U1 GPIO15 - U8 DOUT
J1 2 - J2 2
U20 OUT3 - J4 3
L3 P2 - RSH3 1
U1 FLT1 - U11 OUT
U16 OUT - U1 VDDIO_1
U16 OUT - U1 VDDIO_1
U20 RDELAY - C44 P1
U15 SS/TRK - C37 P1
J3 1 - U14 PVIN
U14 SW - L5 P1
U16 OUT - U1 VDDIO_1
U1 GPIO4 - U4 HI
L2 P2 - RSH2 1
U3 LO - Q5 G
U1 GPIO12 - U6 CLKIN
Q4 S - Q5 D
U15 FB - R36 P2
R1 P2 - Q1 G
D4 A - J10 2
J2 1 - RSH1 2
J2 1 - RSH1 2
U1 VDDA_2 - U12 DVDD
U1 GPIO14 - U7 DOUT
J1 2 - J2 2
U21 OUT1 - J5 1
U20 BO_OUTZ - U21 BO_OUTZ
U4 LO - Q8 G
J1 2 - J2 2
J1 2 - J2 2
U2 HB - C3 P1
U5 LO - Q11 G
U16 OUT - U1 VDDIO_1
U15 VCC - U16 IN
U20 OUT4 - J4 4
J1 2 - J2 2
L3 P2 - RSH3 1
U18 GND - U18 EP
R2 P2 - Q2 G
J2 1 - RSH1 2
U14 PGND - U14 AGND
U17 CANL - J9 2
U2 HB - C3 P1
J2 1 - RSH1 2
U18 CWD - C50 P1
J1 2 - J2 2
U21 RDELAY - C45 P1
Q7 S - Q8 D
U4 HO - Q7 G
U20 OUT5 - J4 5
J1 2 - J2 2
U21 5V_OUT - C47 P1
U14 VCC - U2 VDD
R3 P2 - Q3 G
U17 RXD - U1 GPIO31
U1 GPIO12 - U6 CLKIN
J1 2 - J2 2
J10 8 - J10 10
J1 2 - J2 2
U16 OUT - U1 VDDIO_1
J1 2 - J2 2
U21 OUT3 - J5 3
J1 2 - J2 2
Q10 S - Q11 D
J1 2 - J2 2
U14 VCC - U2 VDD
U20 OUT6 - J4 6
U1 GPIO16 - U9 DOUT
Q1 S - Q2 D
J10 8 - J10 10
U1 VDDA_2 - U12 DVDD
U15 SS/TRK - C37 P1
U15 AGND_3 - U15 DAP
R3 P2 - Q3 G
U1 GPIO8 - U2 EN/NC
L1 P2 - RSH1 1
R8 P2 - R9 P1
J2 1 - RSH1 2
U18 WDI - U1 GPIO40
J1 2 - J2 2
U2 LO - R2 P1
J1 2 - J2 2
L5 P2 - C26 P1
Q4 S - Q5 D
U1 GPIO12 - U6 CLKIN
U18 ~{WDO} - U1 XRSN
Q1 S - Q2 D
U15 PGOOD - R38 P2
J1 2 - J2 2
U20 EP - U21 GND
U1 GPIO3 - U3 LI
L1 P2 - RSH1 1
Q1 S - Q2 D
J1 2 - J2 2
U1 GPIO14 - U7 DOUT
J1 2 - J2 2
C22 P2 - C48 P2
L2 P2 - RSH2 1
U12 DIN - U1 GPIO57
J2 1 - RSH1 2
J1 2 - J2 2
U14 BOOT - C24 P1
U20 ~RST - U21 ~RST
U15 FB - R36 P2
U15 VCC - U16 IN
D4 A - J10 2
U2 HB - C3 P1
U19 +VOUT - U6 AVDD
U12 ~CS - U1 GPIO59
R9 P2 - R10 P1
J1 2 - J2 2
J1 2 - J2 2
R4 P2 - R6 P1
U1 GPIO0 - U2 HI
U20 OUT6 - J4 6
J2 1 - RSH1 2
U5 HB - C7 P1
J1 2 - J2 2
Q4 S - Q5 D
U3 HB - C5 P1
Q10 S - Q11 D
R4 P2 - R6 P1
U5 LO - Q11 G
U18 GND - U18 EP
L4 P2 - RSH4 1
U4 HB - C6 P1
U10 OUTPUT - U11 IN+
J1 2 - J2 2
U14 FB - R32 P2
U15 SW_5 - L6 P1
U1 VDDA_2 - U12 DVDD
U15 VCC - U16 IN
U15 SW_5 - L6 P1
Q7 S - Q8 D
U5 HO - Q10 G
J3 2 - U14 PGND
J1 2 - J2 2
J10 7 - U1 TCK
U1 GPIO5 - U4 LI
J1 1 - Q1 D
U15 FB - R36 P2
U15 FB - R36 P2
U14 VCC - U2 VDD
U12 DIN - U1 GPIO57
J3 1 - U14 PVIN
U4 HB - C6 P1
J10 5 - U1 GPIO37/TDO
U20 SCLK - U21 SCLK
J1 2 - J2 2
U16 OUT - U1 VDDIO_1
U21 OUT3 - J5 3
U21 RDELAY - C45 P1
U20 SCLK - U21 SCLK
R9 P2 - R10 P1
L5 P2 - C26 P1
J1 2 - J2 2
U3 LO - Q5 G
J1 2 - J2 2
U12 ~SYNC~/~RESET - U1 GPIO33
U3 HO - Q4 G
U20 NCS - U1 GPIO11
U15 RT - R35 P1
U15 AGND_3 - U15 DAP
U1 GPIO1 - U2 LI
U12 XTAL1/CLKIN - U1 GPIO25
U19 +VOUT - U6 AVDD
U21 NCS - U1 GPIO17
U18 CWD - C50 P1
J1 2 - J2 2
U12 XTAL1/CLKIN - U1 GPIO25
R7 P2 - R8 P1
J1 2 - J2 2
J10 3 - U1 GPIO35/TDI
Q4 S - Q5 D
Q1 S - Q2 D
J1 2 - J2 2
L5 P2 - C26 P1
U15 VCC - U16 IN
U21 OUT5 - J5 5
J1 2 - J2 2
U1 GPIO4 - U4 HI
U1 VREGENZ - U1 X1
Q7 S - Q8 D
U20 OUT4 - J4 4
U14 EN - U15 PVIN_1
U11 IN- - R11 P2
L5 P2 - C26 P1
J10 5 - U1 GPIO37/TDO
U1 VDDA_2 - U12 DVDD
U15 AGND_3 - U15 DAP
U14 AGND - U14 EP
R8 P2 - R9 P1
U12 CAP - C22 P1
U9
R40
Resistance
100kΩ
R36
Resistance
100kΩ
R3
Resistance
4.7 ohm
R4
Resistance
1 kohm
U8
R38
Resistance
10kΩ
R9
Resistance
249 kohm
R39
Resistance
10kΩ
R35
Resistance
79.1kΩ
R34
Resistance
10kΩ
R31
Resistance
79.1kΩ
R37
Resistance
25kΩ
R33
Resistance
9.09kΩ
R7
Resistance
249 kohm
R11
Resistance
10 kohm
R49
Resistance
10kΩ
U7
R41
Resistance
33.2kΩ
R32
Resistance
100kΩ
R8
Resistance
249 kohm
R1
Resistance
4.7 ohm
R10
Resistance
10 kohm
R2
Resistance
4.7 ohm
U6
R6
Resistance
249 kohm
R5
Resistance
1 kohm
R42
Resistance
10kΩ
R12
Resistance
10 kohm
D7
Q12
J1
C21
Capacitance
10 nF
C16
Capacitance
560 uF
RSH3
Resistance
3 mOhm
U2
C17
C6
Capacitance
1 uF
C19
J11
C48
Capacitance
100nF
C10
Capacitance
10 uF
C15
Capacitance
560 uF
C12
Capacitance
560 uF
Q1
Q4
C28
Capacitance
47pF
C11
Capacitance
4.7 uF
J2
C26
Capacitance
1uF
D6
C7
Capacitance
1 uF
C47
Capacitance
1uF
C36
Capacitance
1uF
Q3
Q6
U3
C8
Capacitance
10 uF
Q7
RSH2
Resistance
3 mOhm
C38
Capacitance
47pF
D5
C5
Capacitance
1 uF
C27
Capacitance
22nF
RSH1
Resistance
3 mOhm
C45
Capacitance
47nF
U4
C46
Capacitance
1uF
C37
Capacitance
22nF
C34
Capacitance
470nF
C49
Capacitance
100nF
Q5
C18
C24
Capacitance
470nF
Q2
C35
Capacitance
2.2uF
Q13
C22
Capacitance
220nF uF
D8
C25
Capacitance
2.2uF
C50
Capacitance
100nF
C23
Capacitance
1 nF
U5
C44
Capacitance
47nF
RSH4
Resistance
3 mOhm
J3
C9
Capacitance
10 uF
C13
Capacitance
560 uF
Q14
Q8
C3
Capacitance
1 uF
C20
Q9
Q10
Q11
D1
U19
D4
J4
J7
J6
J8
L2
Inductance
72 uH
L1
Inductance
72 uH
U12
D2
L4
Inductance
72 uH
U10
U15
U13
L5
Inductance
15uH
J5
D3
L6
Inductance
6.8uH
U18
U14
L3
Inductance
72 uH
U17
J9
U11

Refine this doc
Ask about this doc
Project Specification — 3 kW Programmable CV/CC Supply
Project Overview
  • Status: Draft schematic start
  • Device: Programmable isolated-output CV/CC bench/lab supply architecture targeting 0.5–100 V output, 0–40 A current limit, and 3 kW maximum output power.
  • Current scope: full four-phase system schematic. Mean Well AC/DC power modules, matrix contactors, high-current fuses, busbars, enclosure wiring, fans, and emergency-stop mains hardware are represented as off-board interfaces rather than PCB-mounted parts.
Intended Use
  • Prototype/validation platform for a high-power programmable DC supply.
  • Intended development sequence starts with schematic capture and design review, followed by one-phase power-stage validation before committing to a full 3 kW layout and enclosure.
What the Device Should Do
  • Generate programmable CV and CC output from 0.5 V to 100 V.
  • Deliver up to 40 A below the power-limit knee, constrained to 3 kW maximum.
  • Switch between LOW bus mode (~26.4 V, four supplies in parallel) and HIGH bus mode (~105.6 V, four supplies in series) with output interruption.
  • Provide hard/firmware protection for overcurrent, overvoltage, phase imbalance, overtemperature, failed contactor states, and discharge/precharge sequencing.
Main Features
  • Four interleaved synchronous buck phases at 100 kHz/phase.
  • Off-board supply/contactors modeled via connectors and control/feedback interfaces.
  • C2000 controller with PWM, trip-zone, ADC, and sigma-delta filter inputs.
  • Isolated per-phase current measurement plus independent total-current hardware trip.
  • Precision monitoring ADC for calibration and telemetry.
  • Dedicated auxiliary rails independent of the reconfigurable high-power bus.
System Architecture

Diagram


Off-board AC/DC Modules\n4x 26.4 V calibrated Off-board Series/Parallel\nContactor Matrix PCB HV Bus Interface\nPrecharge / brake / bus caps Phase 1 Buck Phase 2 Buck Phase 3 Buck Phase 4 Buck Output Bus + Capacitor Banks Output Terminals Voltage + Current Sensing C2000 Controller Gate Drivers + Trips Off-board 24 V Aux Supply 12 V / 5 V / 3.3 V Rails
Hardware Subsystems
  • Off-board power-source interface: four 24 V/960 W AC/DC modules adjusted to 26.4 V, represented by module terminal/control connectors.
  • Off-board contactor matrix: series/parallel mode contactors, output contactor, precharge bypass, and LV capacitor-bank contactor represented by coil-drive and auxiliary-feedback connectors.
  • Four-phase buck stage: 200 V MOSFET half-bridges, gate drivers, inductors, phase shunts, local input capacitors, bootstrap networks, and output bus combining.
  • Sensing/protection: per-phase isolated delta-sigma modulators, total-current Hall sensor/comparator, remote/local voltage sense, bus OVP/brake, output discharge.
  • Control: TI C2000 controller, precision ADC, isolated CAN, watchdog, debug/programming.
  • Auxiliary rails: off-board 24 V auxiliary input; onboard 12 V, 5 V, and 3.3 V regulators.
Interfaces and Connections
  • High-power bus: BUS+, BUS− from off-board matrix.
  • Output: OUT+, OUT− high-current terminals and remote-sense pair.
  • Off-board controls: AC/DC enable, contactor coil drives, auxiliary contact feedback, current-share relay controls.
  • Communications: isolated CAN.
  • Debug: C2000 programming/debug interface.
Power and Runtime Expectations
  • Main output: ≤3 kW, up to 100 V and 40 A depending on setpoint.
  • Auxiliary input: 24 V off-board supply, target ~150 W class.
  • Onboard rails: 12 V gate-driver rail, 5 V analog/sensor/relay logic rail, 3.3 V MCU/digital rail.
Power Tree and Power Budget

Table


Rail / PathSourceEstimated Load / Rating Basis
Main HV busOff-board supply matrix26.4 V LOW or 105.6 V HIGH; ~30 A bus current at 3 kW/95% in HIGH mode
OutputFour-phase buck0.5–100 V, 0–40 A, 3 kW max
12 VOnboard buck from 24 V auxGate drivers and analog protection circuits; provisional sizing pending datasheet-current summation
5 VOnboard buck from 24 V auxADCs, current modulators, sensors, CAN side support; provisional sizing pending datasheet-current summation
3.3 VLDO/buck-derived from 5 VMCU and digital logic; provisional sizing pending datasheet-current summation
Manufacturing and Assembly Expectations
  • Professional SMD PCB for control and power electronics.
  • High-current AC/DC modules, contactors, fuses, copper busbars, mains wiring, fans, and enclosure hardware are off-board.
  • High-current PCB copper, creepage/clearance, thermal relief, gate-drive layout, current-sense Kelvin routing, and snubber tuning require prototype validation.
Firmware-Relevant Hardware Requirements
  • Four synchronized PWM phases with 0/90/180/270° phase offsets.
  • Hardware trip inputs must disable PWM without firmware latency.
  • ADC/SDFM measurement channels for phase currents, total current, bus voltage, output voltage, temperatures, contactor feedback, and auxiliary rail telemetry.
  • Sequenced state machine for precharge, range changes, output contactor, discharge, and fault handling.
Physical Design Expectations
  • Board size, enclosure, airflow, heatsinking, busbar interfaces, and connector locations are TBD.
  • Layout must treat switch nodes, gate loops, shunt Kelvin signals, isolated boundaries, and high-current planes as critical.
Important Design Decisions
  • Use four fixed AC/DC modules off-board rather than designing the mains front end on the PCB.
  • Use two bus modes only: LOW 4P and HIGH 4S.
  • Keep contactors off-board and represent them through control/feedback connectors.
  • Use one common controller supervising all four phases rather than paralleling independent converters.
  • Build the schematic for the full system now, but validate a one-phase prototype before full-power assembly.
Assumptions
  • Mains AC handling remains outside the PCB/enclosure wiring model for this schematic pass.
  • The first schematic revision is architectural and will require datasheet-backed refinement, loop compensation calculation, thermal analysis, and prototype test results.
  • Exact connector families and board mechanical constraints are not yet specified.
Change Notes
  • Initial specification created from the provided Rev A reference implementation and user request to start the full four-phase schematic with power modules/contactors off-board.
  • Project Overview

  • Intended Use

  • What the Device Should Do

  • Main Features

  • System Architecture

  • Hardware Subsystems

  • Interfaces and Connections

  • Power and Runtime Expectations

  • Power Tree and Power Budget

  • Manufacturing and Assembly Expectations

  • Firmware-Relevant Hardware Requirements

  • Physical Design Expectations

  • Important Design Decisions

  • Assumptions

  • Change Notes

3 kW Programmable CVCC Supply

3 kW Programmable CVCC Supply thumbnail
Four-phase 0.5–100 V, 0–40 A programmable CV/CC bench supply architecture. High-power AC/DC modules and contactors are modeled as off-board interfaces; the PCB schematic focuses on buck power stages, control, sensing, protection, and auxiliary rails.

Properties

Properties describe core aspects of the project.

Pricing & Availability

Distributor

Qty 1

Arrow

$72.82–$139.28

Digi-Key

$5.90

HQonline

$19.09–$19.15

LCSC

$79.10

Mouser

$133.52

TME

$90.79

Verical

$44.25–$110.64

Controls