AI Availability Inquiry
PersistError.SW_RESET, U1:RUN, R_RUN:P1, C_RUN:P1, and J7:6.Table
| Rail | Source | Expected | Measure At | Pass Criteria |
|---|---|---|---|---|
| +5V | USB VBUS | 5.0V | TP2 | 4.75–5.25V |
| +3V3 | AP2112K-3.3 | 3.3V | TP1 | 3.23–3.37V |
| VCC10 | Cable VCC or boost OR | ~9–10V | TP3 | 8.5–10.5V bench mode, cable VCC dominates when present |
| BOOST_SW | TPS61040 switch node | switching waveform | TP4 | No DC short; expected switching when boost active |
| GND | common return | 0V | TP5 | Continuity to USB and port pin 1 |
Table
| Signal | Net | Expected |
|---|---|---|
| RP2350 RUN | RUN | Pulled high to +3V3; button pulls low |
| Crystal | XIN/XOUT | 12MHz oscillation after boot |
| USB | USB_DP/USB_DM | Enumerates as RP2350 USB device |
| QSPI | QSPI_CS/SCK/SD0-3 | Flash activity during boot |
Table
| Test | Expected Result |
|---|---|
| Heartbeat GPIO25 | 1Hz blink on LED_HB |
| Port A TX/RX PIO | 9-bit SAS waveform on logic analyzer header J6 |
| Port B TX/RX PIO | Independent 9-bit SAS waveform on J6 |
| Mode straps | Open = host default; grounded = EGM default |
| Monitor mode indication | Both HOST and EGM LEDs lit |
Prerequisites
1. Visual Inspection
2. Power Rail Verification
3. Critical Signal Verification
4. Connector and Interface Tests
5. Programming and Debug
6. Functional Validation
Open Items