Hardware Design Process
Thought for 4 mins 41 sec
I resumed the existing executor with the requested priority order:
- Datasheet-backed Component Sourcing Record
- PCIe Gen4 Routing Guidelines
- Reconciliation against the existing specification and power budget
The executor completed, but I could not inspect or verify its output because the account ran out of available ACUs immediately afterward. The schematic remains unverified and should not resume until those files and sourced parts are reviewed.
Received notification from "PCIe Gen4 Bifurcation Board" that it finished — picking the work back up.
Thought for 2 sec
The executor reported completion, but I cannot inspect or reconcile its newly created documents because no ACUs are currently available. No verified schematic progress can be claimed; the last confirmed project state was 0 components and 0 nets.
Once ACUs are available, the immediate sequence is:
- Verify the Component Sourcing Record and all datasheet evidence.
- Verify the PCIe Gen4 Routing Guidelines, including topology, impedance, skew, loss budget, vias, REFCLK, and redriver criteria.
- Reconcile both against the existing Project Specification and Power Budget.
- Resume schematic capture and ERC verification.
Identify remaining work
Review design documents
Start schematic capture
No schematic yet
Talk to Flux to get started.
Refine this doc
Ask about this doc
Project Specification
Project Overview
Status: Draft
A switchless PCIe Gen4 carrier that accepts one motherboard PCIe x16 link configured in BIOS as x4/x4/x4/x4 and exposes four mechanical x16 endpoint slots, each electrically x4. The board replaces unsafe auxiliary SATA power with a 12V-2x6 input and adds per-slot protection and current reporting.
Intended Use
Prototype/validation carrier for four PCIe endpoint cards connected through external risers. The motherboard must support PCIe bifurcation; the carrier performs no packet switching and does not provide hot-plug.
What the Device Should Do
- Route host lanes 0–3, 4–7, 8–11, and 12–15 to four independent x4 endpoint slots.
- Operate at PCIe Gen4 when the complete host/carrier/riser/endpoint channel remains within the loss and timing budget.
- Supply each slot up to the PCIe add-in-card power envelope using protected 12 V and 3.3 V rails.
- Measure aggregate input current and each slot’s 12 V current.
- Report measurements through a socketed ESP32 module.
Main Features
- One PCIe x16 host edge interface.
- Four mechanical x16 slots wired as x4.
- 12V-2x6 auxiliary power input.
- Four independently current-limited/eFuse-protected 12 V slot feeds.
- Central high-current 12 V to 3.3 V synchronous buck rail.
- Input and per-slot shunt/current monitors.
- Low-jitter PCIe-compatible 1:4 REFCLK fanout.
- Optional Gen4 linear-redriver population footprints only if channel analysis requires them; no retimers or PCIe switch.
System Architecture
Diagram
Hardware Subsystems
PCIe Data Path
Direct lane mapping with polarity preserved unless a deliberate lane-polarity swap is documented. AC-coupling remains at the transmitter as required by PCIe; the carrier must not duplicate host/endpoint coupling capacitors. Optional redrivers must be transparent linear Gen4 devices and bypassable for channel validation.
Clock and Sideband
Use a PCIe-compliant low-additive-jitter 100 MHz 1:4 differential clock buffer. Distribute PERST# to all slots with appropriate buffering if loading/routing requires it. SMBus may be exposed but must not create address or pull-up conflicts. No hot-plug controller is planned.
Power
Use 12V-2x6 as a 12 V source. The connector sense configuration advertises a supported cable power class; it is not a measurement or command to draw 450 W. Actual consumption is limited by downstream loads and protection.
Monitoring
Measure connector input current and each slot’s 12 V branch with high-side shunts/current-sense ICs. Connect monitors to an ESP32-compatible socket over I2C or another suitable low-speed bus. Include an alert/fault signal where practical.
Interfaces and Connections
- Host: PCIe Gen4 x16 edge connector, BIOS bifurcation x4/x4/x4/x4.
- Endpoints: four mechanical x16 slots, x4 electrical.
- Power: 12V-2x6 input; valid 450 W cable-capability encoding permitted.
- Debug/reporting: socketed ESP32 module and programming access.
Power and Runtime Expectations
Externally powered, continuous operation. Thermal design must support simultaneous maximum slot loading without relying on SATA or motherboard slot power for the downstream loads.
Power Tree and Power Budget
Table
| Rail/load | Per slot maximum | Four-slot maximum |
|---|---|---|
| 12 V slot rail | 5.5 A / 66 W | 22 A / 264 W |
| 3.3 V slot rail | 3.0 A / 9.9 W | 12 A / 39.6 W |
| Total nominal slot envelope | 75.9 W | 303.6 W |
At 90% conversion efficiency, 39.6 W of 3.3 V output requires about 44 W or 3.67 A from 12 V. The four fully loaded slots therefore require about 25.7 A from 12 V before clocking, monitoring, ESP32, regulator losses beyond the assumed efficiency, and margin. Design target: at least 30 A continuous board-level input capability and a 3.3 V converter rated at least 15 A continuous.
Manufacturing and Assembly Expectations
- Production-quality multilayer controlled-impedance PCB; minimum six layers, with eight layers preferred for lane escape, uninterrupted references, and high-current distribution.
- Assembly by a capable PCBA vendor; this is not a hand-solder-only design.
- Heavy-current copper and connector temperature rise must be reviewed against the chosen fabricator stackup and copper weight.
Firmware-Relevant Hardware Requirements
- Read aggregate input and four slot-current channels.
- Report voltage, current, power, and latched overcurrent/fault status.
- Provide I2C address planning or bus multiplexing if monitor addresses conflict.
- Expose ESP32 reset, boot, and programming connections.
Physical Design Expectations
- Short-height carrier similar in concept to compact four-slot bifurcation cards, intended to connect to endpoint cards using risers.
- More routing length is available than Gen5, but Gen4 compliance still depends on the complete channel including both connectors and the external risers.
- Final slot spacing, board outline, mounting holes, connector orientation, and supported riser type remain mechanical-layout decisions.
Important Design Decisions
- Motherboard BIOS performs bifurcation; no PCIe switch.
- No retimers because of cost.
- Redrivers are optional and only used when insertion-loss analysis shows need.
- 12V-2x6 replaces SATA auxiliary power.
- Each slot receives independent 12 V protection and sensing.
- A central 3.3 V converter supplies the slot 3.3 V pins.
Assumptions
- Motherboard supports x4/x4/x4/x4 bifurcation and supplies valid REFCLK/PERST#.
- Endpoint cards do not require hot-plug behavior.
- External risers are PCIe Gen4-capable and included in the channel budget.
- The board is not expected to pass formal PCI-SIG compliance in its first prototype revision.
Change Notes
- Initial requirements captured from the requested Gen4 recreation.
- Replaced SATA power concept with 12V-2x6 and added protected per-slot monitoring.
Project Overview
Intended Use
What the Device Should Do
Main Features
System Architecture
Hardware Subsystems
PCIe Data Path
Clock and Sideband
Power
Monitoring
Interfaces and Connections
Power and Runtime Expectations
Power Tree and Power Budget
Manufacturing and Assembly Expectations
Firmware-Relevant Hardware Requirements
Physical Design Expectations
Important Design Decisions
Assumptions
Change Notes
