Part Metadata Review and Validation
Table
| Field | Current value | Datasheet cross-check | Status |
|---|---|---|---|
| Manufacturer Name | Microchip | Matches datasheet vendor | OK |
| Manufacturer Part Number | PD70201ILQ-TR | Matches ordering info | OK |
| Datasheet URL | Present and valid | OK | |
| Designator Prefix | IC | Reasonable for this part | OK |
| Package or Case Code | R0201 | Datasheet says QFN 5x5 Plastic, 32 pin | Mismatch |
Table
| Item | Datasheet value |
|---|---|
| Function | IEEE 802.3af/at PoE PD interface + PWM controller |
| PoE capability | IEEE 802.3at Type 2 support; up to 47.7 W in 4-pair applications |
| Package | QFN 5 mm x 5 mm, 32 pins |
| Exposed pad | Present, electrically tied to VPN_IN |
| Ambient temperature | -40 C to 85 C |
| Input supply | VPP 0 V / 55 V / 57 V |
| DC-DC switching frequency | 100 kHz to 500 kHz adjustable |
| Sync range | 200 kHz to 1000 kHz |
| Isolating switch Rds(on) | 0.6 ohm typ |
| Internal LDOs | VL = 5 V, VH = -5 V referenced to VCC |
Table
| Check | Result | Notes |
|---|---|---|
| Pin count | Match | Symbol has 33 terminals total: 32 package pins + 1 exposed pad |
| Pin numbering | Match | Pins 1-32 align with datasheet numbering |
| Pin names | Match | All functional names align with PD70201 variant |
| Variant-specific pin 7 | Match | Datasheet says pin 7 is AT_FLAG for PD70201 |
| Exposed pad | Match | EP is present as pin 33, consistent with exposed pad handling |
Table
| Check | Result | Notes |
|---|---|---|
| Footprint asset | Match | Footprint file name indicates QFN50P500X500X100-33N-D |
| Body size | Match | Encodes 5.00 mm x 5.00 mm x 1.00 mm, consistent with datasheet |
| Lead pitch | Match | Encodes 0.50 mm pitch, consistent with datasheet |
| Pad count | Match | 33 pads total = 32 perimeter pads + exposed pad |
| 3D model present | Yes | STEP model exists |
Table
| Schematic terminal | Datasheet pin | Result |
|---|---|---|
| RDET | 1 | Match |
| PGOOD | 2 | Match |
| RREF | 3 | Match |
| RCLASS | 4 | Match |
| VPN_IN | 5 | Match |
| N/C_1 | 6 | Match |
| AT_FLAG | 7 | Match |
| VPN_OUT | 8 | Match |
| N/C_2 | 9 | Match |
| ENABLE | 10 | Match |
| VINS | 11 | Match |
| HYST | 12 | Match |
| SYNC | 13 | Match |
| RFREQ | 14 | Match |
| SS | 15 | Match |
| RCLP | 16 | Match |
| VSN | 17 | Match |
| VSP | 18 | Match |
| COMP | 19 | Match |
| DAO | 20 | Match |
| FB | 21 | Match |
| GND | 22 | Match |
| VL | 23 | Match |
| SG | 24 | Match |
| PGND | 25 | Match |
| CSN | 26 | Match |
| CSP | 27 | Match |
| PG | 28 | Match |
| VH | 29 | Match |
| VCC | 30 | Match |
| VAUX | 31 | Match |
| VPP | 32 | Match |
| EP | 33 / exposed pad | Match |
Table
| Severity | Finding | Details |
|---|---|---|
| Medium | Package property mismatch | Project property says R0201, but the datasheet and footprint clearly indicate QFN 5x5, 32-pin with exposed pad |
| Low | Pin type metadata incomplete | All symbol terminals currently show Pin Type: Unspecified |
| Low | Pin descriptions not stored in part metadata | The symbol names and numbering are correct, but I do not see explicit per-pin description properties populated in the part itself |
Welcome 👋
Flux accelerates your PCB design with AI.
Create your account to start using this component and bring your ideas to life.