Pin Function Grouping
Thought for 1 min 22 sec
Yes — here’s a non-overlapping pin grouping based on each pin’s primary/common function, so no pin appears twice. I’m using the datasheet pinout and assigning each multifunction pin to the group it most commonly belongs to for symbol organization. This follows the rule that each pin should belong to exactly one functional grouping and that MCU pins are typically grouped by shared function/prefix such as power, clock, control, communication, analog, and GPIO banks .
Recommended functional groups
Power
Table
| Pin | Name |
|---|---|
| 4 | VCC |
| 18 | AVCC |
| 20 | AREF |
Table
| Pin | Name |
|---|---|
| 5 | GND |
| 21 | GND |
Table
| Pin | Name |
|---|---|
| 7 | PB6 / XTAL1 / TOSC1 |
| 8 | PB7 / XTAL2 / TOSC2 |
| 12 | PB0 / CLKO / ICP1 |
Table
| Pin | Name |
|---|---|
| 29 | PC6 / RESET |
Table
| Pin | Name |
|---|---|
| 3 | PE0 / SDA1 / ICP4 / ACO |
| 6 | PE1 / SCL1 / TC4 |
| 14 | PB2 / SS0 / OC1B |
| 15 | PB3 / MOSI0 / TXD1 / OC2A |
| 16 | PB4 / MISO0 / RXD1 |
| 17 | PB5 / XCK1 / SCK0 |
| 27 | PC4 / ADC4 / SDA0 |
| 28 | PC5 / ADC5 / SCL0 |
| 30 | PD0 / RXD0 / OC3A |
| 31 | PD1 / TXD0 / OC4A |
Table
| Pin | Name |
|---|---|
| 10 | PD6 / AIN0 / OC0A |
| 11 | PD7 / AIN1 |
| 19 | PE2 / ADC6 / ICP3 / SS1 |
| 22 | PE3 / ADC7 / T3 / MOSI1 |
| 23 | PC0 / ADC0 / MISO1 |
| 24 | PC1 / ADC1 / SCK1 |
| 25 | PC2 / ADC2 |
| 26 | PC3 / ADC3 |
Table
| Pin | Name |
|---|---|
| 1 | PD3 / INT1 / OC2B |
| 2 | PD4 / XCK0 / T0 |
| 9 | PD5 / OC0B / T1 |
| 13 | PB1 / OC1A |
| 32 | PD2 / INT0 / OC3B / OC4B |
- Power/Ground are isolated as their own groups, which is the standard recommendation for IC-style symbols .
- RESET is kept as a singleton control pin, which matches the guidance to use singleton control pins as their own logical group .
- Multifunction pins were assigned to one primary group only, to avoid duplication, exactly as you requested.
- For MCU-style parts, grouping by the most recognizable functional family is preferred over repeating the same pin in several sections .
These are the only ones that are somewhat subjective:
- Pin 12 PB0: I put it in Clock because of
CLKO. - Pin 2 PD4: I left it in GPIO / Interrupt / Timer rather than Communication, even though it has
XCK0. - Pins 27 and 28: I put them in Communication because
SDA0/SCL0is usually the more useful top-level grouping than ADC4/ADC5 for symbol readability. - Pins 19 and 22: I put them in Analog because
ADC6/ADC7is their most recognizable primary use.
If you want, I can next turn this into a Flux-ready pin grouping plan with:
SectionPin GroupPin OrientationSub-symbol Designator Suffix
for every pin in the project.
Group the pins
Use these categories
Check against datasheet
To get started, talk to Flux or create a New Document.
Welcome 👋
Flux accelerates your PCB design with AI.
Create your account to start using this component and bring your ideas to life.