Ultrasonic Receiver Front-End Design

The schematic is much better, but please make these required fixes.
  1. Replace the current D1 input protection with two separate Schottky clamp diodes: D_CLAMP_H:
    • Anode = RX_PROT
    • Cathode = +5V
    D_CLAMP_L:
    • Anode = AGND
    • Cathode = RX_PROT
  2. Properly terminate unused op-amp U2B:
    • U2B IN+ = VREF
    • U2B IN- = U2B OUT
    • U2B OUT net name = U2B_UNUSED_OUT
  3. Add an optional VREF isolation resistor:
    • U2A OUT -> R_VREF_ISO = 22 ohm -> VREF
    • U2A IN- should connect to VREF
    • C_VREF1 and C_VREF2 should connect from VREF to AGND
  4. Rename the important nets clearly:
    • J_PWR pin 1 = +5V
    • J_PWR pin 2 = AGND
    • J_RX pin 1 = RX_RAW
    • J_RX pin 2 = AGND
    • R_VREF_TOP P2 / R_VREF_BOT P1 = VREF_RAW
    • U2A output after R_VREF_ISO = VREF
    • R_IN P2 = RX_PROT
    • C_IN P2 / R_BIAS P1 / U1A IN+ = RX_BIAS
    • U1A IN- = AMP1_FB
    • U1A OUT = AMP1_OUT
    • C_HP P2 / R_HP P1 / R_LP P1 = HP_OUT
    • R_LP P2 / C_LP P1 / U1B IN+ = BP_OUT
    • U1B IN- = AMP2_FB
    • U1B OUT = RX_OUT
    • R_OUT P2 / J_OUT pin 1 = ADC_OUT
  5. Make the schematic readable from left to right: J_RX -> input clamp -> AC coupling -> U1A -> filter -> U1B -> J_OUT.
I’ll replace the clamp with two separate Schottky diodes, add the 22 Ω VREF isolation resistor, correct U2B termination, and then recheck the named nets and ERC.
Done. I replaced the BAT54S array with two separate Schottky clamps: D_CLAMP_H now clamps RX_PROT to +5V, and D_CLAMP_L clamps RX_PROT to AGND. I also added R_VREF_ISO = 22 Ω between U2A OUT and VREF, kept U2A IN- on VREF, and confirmed U2B is terminated correctly with IN+ = VREF and IN- = OUT on U2B_UNUSED_OUT.
The important nets are now explicit and correct, including +5V, AGND, VREF_RAW, VREF_BUF, VREF, RX_RAW, RX_PROT, RX_BIAS, AMP1_FB, AMP1_OUT, HP_OUT, BP_OUT, AMP2_FB, RX_OUT, and ADC_OUT, and ERC is clean. One limitation remains: I can fix the logical connectivity and net names, but I don’t have direct control over the visual freehand placement of schematic symbols to fully redraw the page left-to-right like a human editor; functionally, the circuit is now corrected and labeled.
Check remaining warnings
Rearrange schematic help
Review VREF network
Create BOM spreadsheet
C_IN P2 - R_BIAS P1
R_IN P2 - TP_PROT P1
U2 IN1- - C_VREF1 P1
U1 OUT2 - TP_OUT P1
J_PWR Pin_2 - J_RX Pin_2
J_PWR Pin_2 - J_RX Pin_2
C_IN P2 - R_BIAS P1
J_PWR Pin_2 - J_RX Pin_2
U1 OUT1 - TP_AMP1 P1
J_RX Pin_1 - TP_RX_RAW P1
U1 OUT1 - TP_AMP1 P1
U2 IN1- - C_VREF1 P1
R_VREF_TOP P2 - R_VREF_BOT P1
U1 IN1- - R_G1 P1
R_VREF_TOP P2 - R_VREF_BOT P1
U1 IN1- - R_G1 P1
U1 OUT2 - TP_OUT P1
R_OUT P2 - J_OUT Pin_1
R_LP P2 - C_LP P1
U2 IN1- - C_VREF1 P1
U1 IN1- - R_G1 P1
J_PWR Pin_2 - J_RX Pin_2
U1 IN2- - R_G2 P1
U1 IN1- - R_G1 P1
U1 IN2- - R_G2 P1
U2 IN1- - C_VREF1 P1
R_IN P2 - TP_PROT P1
C_HP P2 - R_HP P1
C_IN P2 - R_BIAS P1
J_PWR Pin_2 - J_RX Pin_2
J_RX Pin_1 - TP_RX_RAW P1
J_PWR Pin_2 - J_RX Pin_2
J_PWR Pin_1 - U1 V+
J_PWR Pin_1 - U1 V+
J_PWR Pin_2 - J_RX Pin_2
R_LP P2 - C_LP P1
U2 IN1- - C_VREF1 P1
U1 OUT2 - TP_OUT P1
J_PWR Pin_2 - J_RX Pin_2
U1 OUT1 - TP_AMP1 P1
R_IN P2 - TP_PROT P1
U1 OUT2 - TP_OUT P1
U2 OUT1 - R_VREF_ISO P1
R_OUT P2 - J_OUT Pin_1
R_VREF_TOP P2 - R_VREF_BOT P1
J_PWR Pin_2 - J_RX Pin_2
C_HP P2 - R_HP P1
J_PWR Pin_1 - U1 V+
U2 IN1- - C_VREF1 P1
J_PWR Pin_2 - J_RX Pin_2
U2 IN1- - C_VREF1 P1
J_PWR Pin_1 - U1 V+
R_VREF_TOP P2 - R_VREF_BOT P1
U1 OUT2 - TP_OUT P1
J_PWR Pin_1 - U1 V+
U1 IN2- - R_G2 P1
U2 OUT1 - R_VREF_ISO P1
U1 OUT1 - TP_AMP1 P1
J_PWR Pin_1 - U1 V+
J_PWR Pin_2 - J_RX Pin_2
J_PWR Pin_2 - J_RX Pin_2
J_PWR Pin_2 - J_RX Pin_2
U2 IN1- - C_VREF1 P1
R_VREF_TOP P2 - R_VREF_BOT P1
J_PWR Pin_1 - U1 V+
R_LP P2 - C_LP P1
R_IN P2 - TP_PROT P1
U2 IN1- - C_VREF1 P1
U1 IN2- - R_G2 P1
J_PWR Pin_2 - J_RX Pin_2
U2 IN1- - C_VREF1 P1
J_PWR Pin_1 - U1 V+
J_RX Pin_1 - TP_RX_RAW P1
U2 IN1- - C_VREF1 P1
R_IN P2 - TP_PROT P1
R_LP P2 - C_LP P1
U1 OUT1 - TP_AMP1 P1
C_HP P2 - R_HP P1
C_PWR2
Capacitance
100nF
R_VREF_ISO
Resistance
22Ω
TP_OUT
R_VREF_BOT
Resistance
10kΩ
C_VREF_RAW2
Capacitance
100nF
TP_VREF
C_HP
Capacitance
1nF
R_BIAS
Resistance
100kΩ
U1
R_F2
Resistance
56kΩ
R_IN
Resistance
1kΩ
J_PWR
TP_AMP1
J_RX
C_F1
Capacitance
15pF
J_OUT
R_G2
Resistance
10kΩ
D_CLAMP_L
C_F2
Capacitance
22pF
C_LP
Capacitance
1nF
R_OUT
Resistance
100Ω
C_VREF1
Capacitance
10uF
C_PWR3
Capacitance
10uF
R_F1
Resistance
100kΩ
TP_PROT
TP_RX_RAW
R_VREF_TOP
Resistance
10kΩ
R_G1
Resistance
10kΩ
TP_BP
R_HP
Resistance
10kΩ
C_PWR1
Capacitance
100nF
R_LP
Resistance
1.6kΩ
C_IN
Capacitance
1nF
D_CLAMP_H
U2
C_VREF2
Capacitance
100nF
C_VREF_RAW1
Capacitance
10uF

Refine this doc
Ask about this doc
40 kHz Ultrasonic RX Front-End Specification
Purpose
Single-channel analog front-end for a 40 kHz air ultrasonic receiver. The circuit preserves the raw analog echo waveform and produces an ADC-ready output centered at mid-supply.
Electrical Requirements
  • Supply: +5 V single supply
  • Mid-reference: buffered VREF = 2.5 V
  • Input: 2-pin ultrasonic receiver connector J_RX
  • Output: biased analog output on J_OUT, centered at VREF for ADC sampling
  • Frequency band target: approximately 15 kHz to 100 kHz
  • Center of interest: 40 kHz
  • Total gain target: about 35 dB to 40 dB
Implemented Architecture
  1. Power input
    • J_PWR provides +5 V and GND
    • Local rail decoupling: C2, C3, C4
  2. VREF generator
    • R1 = 10 kΩ, R2 = 10 kΩ, C1 = 1 µF
    • U1A buffers the divider to create low-impedance VREF
  3. Input protection
    • R3 = 100 Ω series input protection resistor
  4. Input coupling and bias
    • C5 = 470 pF AC-couples the received signal
    • R4 = 22 kΩ biases the first stage input to VREF
  5. First amplifier
    • U1B non-inverting amplifier
    • R5 = 10 kΩ, R6 = 68 kΩ
    • Gain ≈ 1 + 68k/10k = 7.8 V/V
  6. Simple analog band-pass filter
    • High-pass: C6 = 470 pF, R7 = 22 kΩ
    • Low-pass: R8 = 10 kΩ, C7 = 150 pF
  7. Second amplifier
    • U2A non-inverting amplifier
    • R9 = 10 kΩ, R10 = 68 kΩ
    • Gain ≈ 7.8 V/V
  8. Output stage
    • R11 = 100 Ω series output resistor
    • J_OUT is the final biased output connector
  9. Spare op-amp channel
    • U2B is configured as a follower to keep the unused channel in a defined stable state
Test Points
  • TP_RX_RAW
  • TP_PROT
  • TP_AMP1
  • TP_BP
  • TP_OUT
  • TP_VREF
Op-Amp Choice
  • Implemented with two TLV9062 dual op-amps
  • Reason: the requested topology needs three op-amp channels total: one for VREF buffering, one for the first gain stage, and one for the second gain stage. A single dual package is not enough.
Functional Blocks
  • Input protection
  • VREF generator
  • First amplifier
  • Band-pass filter
  • Second amplifier
  • Output
  • Purpose

  • Electrical Requirements

  • Implemented Architecture

  • Test Points

  • Op-Amp Choice

  • Functional Blocks

40kHz_Ultrasonic_RX_Frontend_1CH

40kHz_Ultrasonic_RX_Frontend_1CH thumbnail
Single-channel analog front-end for a 40 kHz air-coupled ultrasonic receiver using a 5 V single supply, buffered 2.5 V mid-reference, protection, gain, band-pass shaping, and ADC-ready output centered at VREF.

Properties

Properties describe core aspects of the project.

Pricing & Availability

Distributor

Qty 1

Arrow

$1.16–$1.34

Digi-Key

$1.30

HQonline

$0.62

LCSC

$0.97

Mouser

$2.86

TME

$0.44

Verical

$2.50–$2.65

Controls