FC 회로도


어디?
현재 열린 Flux 프로젝트의 Schematic 탭에서 확인할 수 있습니다. 왼쪽 상단의 Schematic을 선택한 뒤 화면 맞춤(Zoom to Fit)을 누르세요: STM32F4 FC 프로젝트 열기
어딜 말하는거야?
제가 말한 건 Flux 편집기 안의 회로도 캔버스입니다. 지금 보고 있는 화면에서 채팅창을 닫거나 줄이면 뒤쪽에 회로도가 보입니다.
직접 열기: STM32F4 Flight Controller 회로도 프로젝트 → 상단에서 Schematic 선택.

image

맞습니다. 제가 메뉴를 잘못 안내했습니다. 현재 화면에서는 상단의 Symbol 탭( Pins 오른쪽, Layout 왼쪽)을 클릭하면 FC 회로도 심볼/회로 연결 화면을 볼 수 있습니다. 지금은 Files → README 화면입니다.

image

지금 보이는 것은 Symbol 탭의 보드 심볼이며 회로도가 아닙니다. 상단 **3D View 오른쪽의 +**를 클릭한 뒤 Schematic 뷰를 추가·선택하세요. 목록에 Schematic이 없다면 이 공개 템플릿에서는 내부 회로도 뷰가 노출되지 않은 것입니다.

Why the STM32F405RGT6

image


I chose the STM32F405RGT6 because it solved more problems than it caused during the build — and that’s what you want in a late‑night prototype.
At first it was about raw capability: the Cortex‑M4 with FPU meant I could finally move Kalman/complementary filters and PID math from slow, hacked fixes into reliable, floating‑point code that ran smoothly in flight. That reduced tuning time and gave noticeably cleaner stabilization. The chip’s real‑time peripherals (multiple timers, PWM channels, DMA) made generating jitter‑free motor outputs and synchronized sensor sampling straightforward — crucial once I started testing DShot and tight control loops.
The Perfect Filters for FC on the F405

Знімок екрана 2026-03-11 125255


Practical constraints drove the choice too. The RGT6 package provided enough GPIO and flexible remapping so I could add OSD, VTX, extra UARTs and several SPI/I2C devices without endless board re-routes. When the OSD ended up on “slow” pins I could either lower an SPI clock in software or remap resources — options the STM32 toolchain and HAL made easy to try. On the hardware side, built‑in ADCs let me monitor battery voltage and shunt current without adding another MCU, which simplified the ESC integration and telemetry.
Development velocity mattered: CubeMX, STM32CubeIDE, a mature HAL and a huge community meant I spent less time on boilerplate and more time on flight logic, debugging motor sync issues, and improving ESC timing. The chip’s cost and availability kept the project realistic for small prototype runs (JLCPCB + small batches of boards).
In short — it was a pragmatic pick: enough compute for advanced control, the peripherals and I/O flexibility to integrate sensors and video/telemetry, and tooling that let me iterate fast. That combination turned late‑night sketches into a flying, extensible platform.