Project Capabilities Overview
Table
| FPGA MAC | PHY |
|---|---|
| TXC / GTX_CLK | TXC |
| TXD[3:0] | TXD[3:0] |
| TX_CTL | TX_CTL |
| RXC | RXC |
| RXD[3:0] | RXD[3:0] |
| RX_CTL | RX_CTL |
| MDC | MDC |
| MDIO | MDIO |
| RESET output | RESET_N / PHYRSTB |
To get started, talk to Flux or create a New Document.
Welcome 👋
Flux helps you build PCBs faster with an AI teammate!
Create your account to collaborate, stay updated, fork your own version, and get instant answers from our AI agent.