Project Capabilities Overview

For an FPGA + RGMII design, my first choice is DP83867IRRGZT.
Why this one
  • Its datasheet explicitly supports RGMII and gives programmable RX/TX clock delay modes with fine adjustment, which makes timing closure much easier than fixed-delay parts.
  • It can use a 25 MHz crystal/oscillator and can output a 25 MHz or 125 MHz synchronized clock.
  • It has standard MDC/MDIO management, hardware strap pins, and a very clear FPGA-oriented application model.
Good alternatives
  • KSZ9031RNXCA if you want a very common RGMII PHY. Its datasheet says the PHY adds 1.2 ns typical RX clock delay by default, while TX skew is normally expected from the MAC, with extra pad-skew tuning available.
  • RTL8211F-CG if cost matters. Its datasheet provides strap-selectable 2 ns TX and 2 ns RX internal delays, but documentation/integration is usually less pleasant.
Recommendation
  • Pick DP83867IRRGZT if this is your first FPGA Ethernet board.
  • Pick KSZ9031RNXCA if your FPGA MAC already has good RGMII skew control.
  • Pick RTL8211F-CG only if you already know that ecosystem well.
How to connect it MAC-side RGMII
Connect the FPGA MAC to the PHY like this:

Table


FPGA MACPHY
TXC / GTX_CLKTXC
TXD[3:0]TXD[3:0]
TX_CTLTX_CTL
RXCRXC
RXD[3:0]RXD[3:0]
RX_CTLRX_CTL
MDCMDC
MDIOMDIO
RESET outputRESET_N / PHYRSTB
Notes:
  • Use one skew strategy only: either the MAC inserts clock delay, or the PHY does. Do not add both.
  • For DP83867IRRGZT, use the PHY’s programmable RGMII delay unless your FPGA IP requires otherwise.
  • For KSZ9031RNXCA, the datasheet default is effectively: PHY handles RX clock skew, MAC handles TX clock skew.
  • For RTL8211F-CG, TX/RX delay is set by strap pins.
MDIO / reset / straps
  • Add an MDIO pull-up to the PHY I/O rail.
  • Strap the PHY address and mode pins with external resistors.
    • DP83867IRRGZT has internal 9 kΩ ±25% pulldowns and TI recommends 1% external strap resistors.
  • Drive reset from the FPGA or a reset supervisor.
    • RTL8211F-CG requires reset low for at least 10 ms, then wait 30 ms before register access.
Clocking
  • Add a 25 MHz crystal or oscillator for the PHY.
  • If your FPGA MAC wants a reference from the PHY:
Line side
Use the standard chain:
Notes:
  • The datasheets assume external magnetics between PHY and jack.
  • TI specifically recommends a shielded RJ45 and integrated common-mode choke magnetics, and to avoid routing power/ground under the magnetics.
  • Keep chassis/shield grounding strategy deliberate near the connector.
Power rails
This is where the parts differ a lot:
  • DP83867IRRGZT: needs 2.5 V, 1.0/1.1 V core, plus VDDIO = 3.3/2.5/1.8 V, and has sequencing constraints.
  • KSZ9031RNXCA: core rails are 1.2 V, I/O rail 3.3/2.5/1.8 V, and it supports a single-3.3 V design using an on-chip LDO controller with an external FET.
  • RTL8211F-CG: uses 3.3 V plus internal/external 1.0 V generation options, and supports RGMII I/O at 3.3/2.5/1.8/1.5 V.
Layout tips
  • Keep all RGMII traces short and length-matched within each bus.
  • Keep clocks especially clean and avoid stubs.
  • Place the PHY close to both the FPGA and the magnetics, but prioritize a clean RGMII escape.
  • Keep the MDI differential pairs tightly coupled and routed as controlled-impedance pairs to the magnetics.
  • Follow the PHY datasheet guidance for the analog supplies and decoupling islands.
Practical advice
If your FPGA family already has an Ethernet MAC block and you just want the least painful board spin:
  • Use DP83867IRRGZT
  • Set RGMII delay in the PHY
  • Use MDIO for bring-up
  • Add a 25 MHz source, proper straps, magnetics, and RJ45
If you want, I can turn this into a concrete bring-up checklist or a pin-by-pin reference schematic for your FPGA + DP83867IRRGZT.
Pin-by-pin DP83867 schematic
Add bring-up checklist
Pick magnetics and jack

To get started, talk to Flux or create a New Document.

Documents

    Documents are markdown text files which describe project goals, capture details, or even simulation outputs.

    Assets

    Logo.svg

    Logo.svg

    LogoDefault
    Radar Sensor XE125 image.png

    Radar Sensor XE125 image.png

    Radar Sensor XE125 imageThumbnail

    Radar Sensor XM125

    Radar Sensor XM125 thumbnail
    Turn a PC or Raspberry Pi into a radar lab. Plug-and-play USB-C, protected data lines, dual serial channels, and full access to reset/boot/I2C/UART/SWD for demos, evaluation, and algorithm prototyping.

    Pricing & Availability

    Distributor

    Qty 1

    Arrow

    $6.64–$7.47

    Digi-Key

    $4.66–$8.17

    LCSC

    $4.98–$5.48

    Mouser

    $32.15

    TME

    $0.69

    Verical

    $5.16–$47.72

    Controls