Solar Node Datasheet Overview
Thought for 1 min 40 sec
Here are the exact Flux steps for your three items, quoted from the docs.
- Configure GND copper pours (top and bottom) “This is what the Flux documentation says about copper fills: ‘Enable/Disable Copper Fills
Fills can be enabled or disabled on each layer by assigning a "Connected Layers" rule to the target net. If the target net is a ground net it is known as a ground fill, while if the target net is a power net it's known as a power fill.
To enable or disable a copper fill for a target net:
- Select the target net (nested under Root → Layout → Nets in the Objects panel
- Add a "Connected Layers" rule from the "object-specific rules" menu on the right.
- Select all layers for which you want the fill to be enabled. Leaving the text box empty will disable the fill connected to that net on every layer.’” Source
Helpful context on ground fills:
“When you add a GND symbol, Flux will auto-generate a ground fill. Adding a GND symbol will generate the following:
- A GND net is generated in the PCB outline
- The net contains a fill element (which is the ground fill)
- Stitching vias are generated” Source
-
Enable via stitching in those GND fills “This is the most relevant entry I found related to via stitching: ‘How do I add via stitching to a copper pour? Define a Fill Stitching Density rule for the net (usually ground). Flux will automatically generate a grid of stitching vias.’” Source
-
Run ERC on schematic and DRC on PCB “This is the most relevant entry I found related to DRC: ‘How do I run a design rule check (DRC) and fix errors? Flux continuously performs real-time DRCs. Errors appear in the Inspector panel. Adjust placements, clearances, or rules to resolve issues.’” Source
I could not find documentation that explains a manual, separate “ERC run” operation for schematics. This probably means there isn’t a dedicated manual ERC trigger in Flux. DRC runs continuously, and AI Design Reviews are available for additional checks:
“Finalizing Layout: Let DRCs run automatically with each layout update, addressing physical rule checks to ensure manufacturing readiness.”
Source
Optional best-practice reminder
- Based on knowledge base guidance: when designing PCB layouts with switching regulators, ensure careful ground plane management to prevent ground bounce coupling into analog signals through shared return paths. This matters when you enable broad GND fills and stitching around U1/U2.
