Smart Lock Controller Design
Thought
Work completed
- Removed U5 and other duplicate 8-pin headers
- Severed all nets exclusively tied to those removed headers
Remaining tasks
- Orphan nets and portals cleanup (requires manual removal)
- Reassign and verify TFT connections on J2: VCC, GND, SCK, SDA, A0/DC, RESET, CS, LED
- Sever any residual mis-assigned connections and rename nets as needed
- Run ERC and resolve any errors
Success criteria status
- Sole 8-pin header retained: in progress
- Extra headers removed: ✔️
- Orphan nets cleaned: ❌
- ERC pass with no header-related errors: ❌
Next step
Reassign the TFT signal nets to J2, then run ERC to validate the schematic.
Thought
Work completed
- Removed duplicate 8-pin headers including U5
- Updated J2 properties to match the ST7735 TFT pinout
- Severed and deleted nets and net portals exclusively tied to the removed headers
Tasks remaining
- Rename and verify the eight TFT signal nets on J2 (VCC, GND, SCK, SDA, A0/DC, RESET, CS, LED)
- Run ERC and fetch the report
- Resolve any ERC errors (orphan nets, missing connections)
Success criteria review
- Sole 8-pin TFT header retained: ✅
- Extra headers removed: ✅
- Orphan nets/portals cleaned: ✅
- ERC passes without header-related errors: ❌ (pending ERC run)
Recommended next step
Rename the J2 nets to their correct TFT signal names, then run ERC to validate and fix any remaining schematic errors.
To get started, talk to Flux or create a New Document.
