Завершение Трассировки
Worked for 43 sec
Заменил оба WT32-разъёма на MX1.25-compatible вертикальные кандидаты:
- J4 заменён на WAFER-MX1.25-7PCB — 7 pin, MX1.25-compatible.
- J5 заменён на 1.25T-8P-WV — 8 pin, 1.25 mm vertical-style/MX1.25-compatible.
Важно: замена компонентов уже выполнена, но из‑за механики замены в Flux соединения J4/J5 были уничтожены и ещё не восстановлены, а новые разъёмы ещё не размещены на PCB. На этом шаге закончились кредиты, поэтому я не смог завершить rewiring/placement/DRC.
Что нужно сделать дальше:
- Восстановить цепи:
- J4: pin 1 → 5V, pin 7 → GND, остальные reserved/NC как раньше.
- J5: pin 1 → 5V/VIO, pin 2 → GND, pin 3 → STEP, pin 4 → EN, pin 5 → TCRT_OUT, pin 6 → SCL, pin 7 → SDA, pin 8 → DIR.
- Проверить реальные pin names у новых J4/J5, потому что Flux показал нестандартный порядок пинов:
- J4 pins:
1, 4, 8, 7, 6, 9, 5, 2, 3 - J5 pins:
5, 10, 8, 2, 6, 3, 9, 1, 4, 7
- J4 pins:
- Разместить J4 снизу-слева, J5 снизу-справа.
- Запустить DRC/ERC и только потом продолжать трассировку.
Восстановить соединения
Проверить пины
Разместить разъёмы
Запустить ERC/DRC
Refine this doc
Ask about this doc
Schematic Review Notes
What was built
- USB-C 5 V input with CC pull-downs and VBUS TVS protection.
- TPS61088 synchronous boost converter for 12 V VM rail to TMC2208 module socket.
- LP5907 3.3 V low-noise LDO for NAU7802, followed by ferrite bead and local 10 uF + 100 nF filtering.
- TMC2208 2x8 socket wired for VM, GND, VIO, EN, STEP, DIR and four motor phase outputs.
- NEMA17 6-pin connector wired per user-confirmed mapping:
- pin0/pin1 physically connector Pin_1 -> 2A
- Pin_2 -> NC
- Pin_3 -> 1B
- Pin_4 -> 2B
- Pin_5 -> NC
- Pin_6 -> 1A
- WT32 power connector: pin1 -> +5 V, pin7 -> GND, other pins NC.
- WT32 data connector: pin1 +5 V, pin2 GND, pin3 STEP, pin4 EN, pin5 TCRT OUT, pin6 SCL, pin7 SDA, pin8 DIR.
- TCRT5000 connector: OUT, GND, +5 V.
- NAU7802 Qwiic connector: GND, clean 3.3 V, SDA, SCL with 4.7 k pull-ups to clean 3.3 V.
Datasheet-grounded notes
- TPS61088 requires VCC capacitor >1 uF, BOOT-SW capacitor 0.1 uF, VIN bypass, output capacitance, feedback divider, ILIM resistor, FSW resistor and COMP network. These were included.
- LP5907 is stable with 1 uF input/output capacitors; design uses 10 uF input/output plus post-LDO filtering for the NAU7802 rail.
Important limitations / items for layout
- 5 V 2 A input limits total power. With 0.6 A reserved for 5 V peripherals, 12 V output budget is about 0.5 A. TMC2208 motor current must be set conservatively.
- The TMC2208 module VREF is not available on the standard 2x8 header pins. A GND clip header was added; the actual VREF probe point must be handled mechanically in layout by placing a labeled access/test area near the module potentiometer/test pad.
- TPS61088 compensation values are based on the datasheet example topology and must be bench-validated with the final PCB and load.
Review status
- ERC-focused checks returned no matching ERROR/WARNING/OPEN items after wiring.
- DRC airwires are expected because PCB placement/routing has not started yet.
- Manufacturing MPN warnings remain for generic passives; these should be resolved before fabrication by assigning exact capacitor/resistor/inductor MPNs and packages.
What was built
Datasheet-grounded notes
Important limitations / items for layout
Review status
