I re-routed using the active 6-layer stackup: fixed the auto-positioned TP pad blockers, reduced trace width for U1 fine-pitch routing, cancelled the stale out-of-credit route job, and ran two routing passes. Airwires improved from 53 → 9, but the router left 9 airwires, 3 overlapping-copper errors, and 22 dangling-trace warnings.
Open items:
RUN/GND connectivity is not clean: verification shows the RUN-side reset pins are still in a separate 12-pin net labeled GND despite repeated attempts to move them to RUN. I escalated this as a platform/data-repair issue.
+3.3V from AP2112K-3.3 powers MCU, QSPI flash, logic-side front ends, transceivers, and LEDs.
VCC10 is supplied by diode-OR from Port A cable VCC, Port B cable VCC, or TPS61040 boost set to 9V.
Preliminary budget: RP2350 + flash + logic/front-end + LEDs expected within AP2112K 600mA if not all LEDs at high current; opto LED current is sourced from VCC10, not 3.3V.
SMD MCU and support circuitry; through-hole screw terminals for field wiring.
Populate options distinguish opto-isolated current-loop versus RS-232 front-end.
Use test points for +3V3, +5V, VCC10, boost switch-node, and GND.
Physical Design Expectations
Assumption: 4-layer rectangular PCB sized around the terminal blocks and USB-C connector, with USB at one edge and port A/B terminals at the opposite/front edge.
Important Design Decisions
Cable VCC dominates VCC10 when at or above 9V; boost supports bench mode only.
Opto interface is preferred and galvanically isolated; RS-232 option shares MCU pins and connector footprint as a non-isolated SKU.
Pin map is fixed by firmware and must not be reassigned.
Assumptions
USB-C operates as sink/device only; no USB PD.
4-layer stackup is selected because of USB routing, QFN MCU, switching boost, and mixed isolated/non-isolated field wiring.
RS-232 and opto population options should not be populated simultaneously on the same port unless explicitly reviewed.
Change Notes
Initial specification created from user-provided requirements.
Project Overview
Intended Use
What the Device Should Do
Main Features
System Architecture
Hardware Subsystems
Interfaces and Connections
Power Tree and Power Budget
Firmware-Relevant Hardware Requirements
Manufacturing and Assembly Expectations
Physical Design Expectations
Important Design Decisions
Assumptions
Change Notes
Reviews
Documents
Project Specification — RP2350 Dual-Port SAS USB Interface
Board Bring-Up Plan — RP2350 Dual-Port SAS USB Interface
Assets
Assets are files uploaded to this project which can be used in various ways.
USB-C powered RP2350 dual-port SAS interface board with opto-isolated current-loop and RS-232 populate-option front-ends.
Properties
Properties describe core aspects of the project.
Pricing & Availability
Distributor
Qty 1
Arrow
$6.89–$14.13
Digi-Key
$3.81–$4.37
HQonline
$4.28–$4.75
LCSC
$16.70–$18.38
Mouser
$16.41–$17.93
TME
$7.62
Verical
$9.44–$14.92
Controls
Welcome 👋
Flux helps you build PCBs faster with an AI teammate!
Create your account to collaborate, stay updated, fork your own version, and get instant answers from our AI agent.