Power Entry Stage Design
J3 → C19 → U7 → U8 → U6, U9 near U8, PLL filter parts beside U9, ADC center-left, FPGA centered, FT2232H/USB on the right, power along the top, and debug/test/LED/reset along the bottom.U9, with U9 close to U8 for a short LO path.U6 is center-left and ADC bus series parts are between U6 and U3 for a straight bus channel.U3 remains centered with bus corridors preserved toward ADC on the left and FIFO/USB on the right.U5 and J2 are grouped on the right with USB support/ESD nearby.