Could you please clarify which specific memory interface or protocol on the SoC you'll be using (for example, DDR, LPDDR, or another type)? This will help me provide tailored wiring recommendations to maintain signal integrity.
Let me know or feel free to share any additional specifics about operating frequency or board constraints.