PCB Auto Routing Guide
Thought for 1 min 58 sec
Here’s how to wire the J2 TF-015 microSD holder in SPI mode to your XIAO header nets:
Table
| J2 Pin | Signal (SPI) | Connection |
|---|---|---|
| 1 | CS (Chip Select) | Connect to a free GPIO on the XIAO. Add a net portal “CS” and tie that to Pin 1. Eg. CS |
| 2 | CMD (DI / MOSI) | XiaoMosi |
| 3 | VDD (3.3 V Supply) | VCC_5V (if you have a 3.3 V regulator, use that net instead) |
| 4 | CLK | XiaoSck |
| 5 | VSS (Ground) | GND net |
| 6 | DAT0 (DO / MISO) | XiaoMiso |
| 7 | DAT1 (NC in SPI) | Leave unconnected (or tie to GND if required) |
| 8 | DAT2 (NC in SPI) | Leave unconnected (or tie to GND if required) |
Notes:
- In SPI mode only DAT0 is used for MISO; DAT1–DAT3 (Pin 1 can double as CD) aren’t needed.
- Add a 10 kΩ pull-up on CS, CMD and DAT0 lines if your software library requires it.
- Ensure the card’s VDD matches your regulator (3.3 V); avoid feeding 5 V directly to the card.
Pull-up resistor value
Select bypass capacitor
Label SPI nets
Add pull-up resistor
To get started, talk to Flux or create a New Document.
Welcome 👋
Flux helps you build PCBs faster with an AI teammate!
Create your account to collaborate, stay updated, fork your own version, and get instant answers from our AI agent.