Diseño PCB ESP32-WROOM-32
Thought for 5 sec
Voy a desbloquear U1 y los headers GPIO, optimizar su ubicación para mejorar el escape de pines, y después revisar solapes/congestión.
Worked for 7 mins 31 sec
Me quedé bloqueado porque ya no hay ACUs disponibles, así que no puedo seguir moviendo componentes ni validar más.
Hecho hasta ahora:
- Desbloqueé U1, J4 y J5.
- La optimización automática movió U1/J4/J5 a la cara inferior:
- U1: centro aprox.
(-3, 0) mm - J4: centro aprox.
(17, 0) mm - J5: centro aprox.
(22, 0) mm
- U1: centro aprox.
- Se confirmó que U1/J4/J5 ya no están bloqueados.
Pendiente:
- Corregir la congestión restante entre U1, J4, J5 y el header/net “J3”.
- Revisar y eliminar el conflicto reportado cerca de U1/MH1.
- Probablemente conviene separar J4/J5 a lados opuestos del ESP32 o devolver U1 a top, según cómo quieras montar los headers.
- Ejecutar una revisión final de solapes y ruteabilidad cuando haya ACUs disponibles.
Mover U1 a top
Revisar solapes DRC
Alejar headers de MH1
Inspeccionar congestión J3
Refine this doc
Ask about this doc
Board Bring-Up Plan — 9V 555 LED Blinker
Prerequisites
- Equipment: multimeter; optional oscilloscope or logic probe for waveform check.
- Power source: 9V PP3/block battery installed in BT1.
- Safety: verify electrolytic C4 polarity before power-up; do not short BT1 terminals.
1. Visual Inspection
- Confirm U1 NE555P orientation matches the PCB silkscreen/DIP notch.
- Confirm D1 red LED polarity: anode to R3 /
LED_ANODE, cathode toGND. - Confirm C4 polarity: positive to
9V_SW, negative toGND. - Confirm SW1 is populated and one unused throw is intentionally not connected.
2. Power Rail Verification
Table
| Rail | Source | Expected Voltage | Measure At | Current Limit / Expected Current | Pass Criteria |
|---|---|---|---|---|---|
BAT_9V | BT1 battery positive before switch | Battery voltage, nominal 9V | BT1 + to GND | Battery-limited; expected circuit current <20mA | 7V–10V for a usable 9V battery |
9V_SW | SW1 switched output | 0V when off, battery voltage when on | U1 VCC to GND | Expected <20mA | Off <0.2V; On within 0.2V of BAT_9V |
3. Critical Signal Verification
Table
| Signal | Net Name | Expected State | Measure At | Notes |
|---|---|---|---|---|
| 555 output | LED_DRIVE | Square wave about 1.06Hz | U1 OUT or R3 P1 | LED should blink about once per second |
| Timing capacitor node | TIMING | Repeating ramp between about 1/3 and 2/3 of 9V_SW | C1 P1 | Optional oscilloscope check |
| Reset | 9V_SW | Held high when switch is on | U1 RESET | Prevents random reset |
| Control bypass | CONTROL_BYPASS | DC near 2/3 of VCC, bypassed by C2 | U1 CONT | Do not load this node |
4. Functional Validation
Table
| Test | Components Involved | Input | Expected Output | Pass Criteria |
|---|---|---|---|---|
| Switch off | BT1, SW1, U1 | SW1 off | LED off, 9V_SW ≈ 0V | No blinking/off current path observed |
| Switch on blink | BT1, SW1, U1, R1, R2, C1, R3, D1 | SW1 on | Red LED blinks | Period roughly 0.9s–1.2s acceptable with part tolerances |
| LED current limit | R3, D1 | SW1 on | LED current about 4–5mA | R3 does not heat; LED brightness visible |
5. Expected Measurements Reference
Table
| Measurement | Location | Expected Value | Tolerance | Instrument |
|---|---|---|---|---|
| Battery voltage | BT1 + to GND | 9V nominal | 7V–10V | Multimeter |
| Switched rail | U1 VCC to GND | Battery voltage when on | within 0.2V of BT1 | Multimeter |
| Blink frequency | U1 OUT or D1 | ~1.06Hz | Approx. ±20% with 5% resistors/cap tolerance | Stopwatch/scope |
| LED resistor current | Through R3/D1 | ~4–5mA | approximate | Multimeter |
Pass/Fail Summary
Table
| Test Section | Result | Notes |
|---|---|---|
| Visual Inspection | [ ] Pass / [ ] Fail | |
| Power Rails | [ ] Pass / [ ] Fail | |
| Critical Signals | [ ] Pass / [ ] Fail | |
| Functional Validation | [ ] Pass / [ ] Fail |
Board Status: [ ] Ready for use / [ ] Requires rework
Prerequisites
1. Visual Inspection
2. Power Rail Verification
3. Critical Signal Verification
4. Functional Validation
5. Expected Measurements Reference
Pass/Fail Summary
