PCB Design Setup for NeuroVox-v2

I’m blocked because the account has no available ACUs, so I can’t continue executing project mutations or checks right now.
Accomplished in this session:
  • Confirmed your fixes: LED3 should move to GPIO47, buzzer to GPIO48, and no C_AMP series capacitor should be used.
  • Sourced suitable parts:
    • MAX98357AEWL+T found.
    • RGB LED candidate found, but closest result is larger common-cathode RGB SMD, not exact 0402.
    • SMD 5V piezo buzzer candidates found; closest were externally driven piezo transducers, not clearly active.
    • 2-pin through-hole speaker connector/pad candidate found.
Remaining work once ACUs are available:
  • Add U_AMP, LED1–LED3, BZ1, speaker pads, resistors, and amp decoupling capacitors.
  • Wire LED3 via GPIO47 and BZ1 via GPIO48.
  • Wire OUTP directly to SPK+ and OUTN directly to SPK− with 1.0mm speaker-current rules.
  • Place all output components at the requested top-edge coordinates.
  • Run the requested connectivity check on all listed nets and confirm unconnected-pin status.
RESUME .
Completed the Zone C output stage with LED3 on GPIO47, buzzer on GPIO48, and MAX98357A speaker outputs wired directly as a BTL pair with no series capacitor. The requested named-net connectivity check passes at the schematic-net level; details are recorded in Zone C Output Stage Implementation Note.
Open items:
  • Physical routing is still pending, so DRC airwires remain.
  • Some ERC floating-pin warnings remain on unfinished/optional IC pins and unused RGB LED channels, outside the requested named-net check.
  • I2C_SCL was remapped to GPIO20 and HAPTIC_EN to GPIO36 because GPIO22/GPIO26 are not exposed on the selected ESP32-S3 module footprint.
Suggested next steps:
  1. Clean up remaining ERC floating pins and ADS1299/BNO055 support passives.
  2. Route Zone C, with SPK+/SPK− at 1.0mm and away from Zone B analog traces.
  3. Run full ERC/DRC after routing and copper pours.
Clean ERC warnings
Route Zone C
Full design review
Fix GPIO docs
Add test points

Refine this doc
Ask about this doc
Zone C Output Stage Implementation Note
Completed
  • Added MAX98357AEWL+T as U_AMP in Zone C.
  • Wired U_AMP VDD to 5V and GND to DGND.
  • Wired I2S:
    • I2S_BCLK: ESP32-S3 GPIO16 to U_AMP BCLK
    • I2S_LRCLK: ESP32-S3 GPIO17 to U_AMP LRCLK
    • I2S_DATA: ESP32-S3 GPIO15 to U_AMP DIN
  • Wired SD_MODE to 3V3 through R_AMP_MODE = 100kΩ for left-channel output.
  • Left GAIN_SLOT intentionally unconnected per MAX98357A datasheet, selecting 9 dB gain.
  • Added C_AMP_10U and C_AMP_100N from 5V to DGND near U_AMP.
  • Added speaker connector/pads J_SPK:
    • SPK+: U_AMP OUTP directly to J_SPK P1
    • SPK-: U_AMP OUTN directly to J_SPK P2
  • No C_AMP series DC-blocking capacitor is used; MAX98357A is BTL/filterless and should drive speaker differentially.
  • Added three status LEDs using available common-cathode RGB SMD library part:
    • LED1 red: GPIO4 through R_LED1 = 1kΩ
    • LED2 green: GPIO2 through R_LED2 = 1kΩ
    • LED3 blue: remapped to GPIO47 through R_LED3 = 1kΩ
  • Added BZ1 5V SMD piezo transducer:
    • BUZZER: remapped to GPIO48 through R_BZ = 1kΩ
    • BZ1 negative to DGND
Additional Zone C repair performed during connectivity check
  • Added R_I2C_SDA and R_I2C_SCL = 4.7kΩ pull-ups to 3V3.
  • Wired ADS1299 SPI nets:
    • SPI_CLK: GPIO10 to U_ADC SCLK
    • SPI_MOSI: GPIO11 to U_ADC DIN
    • SPI_MISO: GPIO12 to U_ADC DOUT
    • SPI_CS: GPIO13 to U_ADC ~CS
    • DRDY: GPIO14 to U_ADC ~DRDY
  • Wired shared I2C:
    • I2C_SDA: GPIO21 to BNO055 COM0 and DRV2605L SDA
    • I2C_SCL: remapped to GPIO20 because selected ESP32-S3-WROOM-1U footprint does not expose GPIO22
  • Wired HAPTIC_EN to GPIO36 because selected ESP32-S3-WROOM-1U footprint does not expose GPIO26.
  • Wired ADS1299 analog inputs:
    • EMG_OUT1 to IN1P
    • EMG_OUT2 to IN2P
    • EMG_OUT3 to IN3P
    • EMG_OUT4 to IN4P
    • INA_OUT to IN5P
Connectivity check result
The requested named nets all exist and have connected endpoints: 5V, 3V3, VBAT, AGND, DGND, SPI_CLK, SPI_MOSI, SPI_MISO, SPI_CS, DRDY, I2C_SDA, I2C_SCL, I2S_BCLK, I2S_LRCLK, I2S_DATA, EMG_OUT1, EMG_OUT2, EMG_OUT3, EMG_OUT4, and INA_OUT.
Open items
  • Physical routing is not complete; DRC airwire errors remain until routing is performed.
  • Some ERC floating-pin warnings remain on unrelated/unfinished IC support pins, unused RGB LED channels, and optional/datasheet pins. These are outside the requested named-net connectivity check and should be resolved in the next schematic-cleanup pass.
  • BZ1 library part is an externally driven 5V SMD piezo transducer, not a self-oscillating active buzzer; firmware must drive GPIO48 with a tone waveform.
  • BZ1 placement was clamped slightly inward from the requested y=48mm top-edge coordinate to keep the body inside the board outline.

    Completed

    Additional Zone C repair performed during connectivity check

    Connectivity check result

    Open items

Documents

    Board Bring-Up Plan — NeuroVox-v2

    NeuroVox-v2 Project Specification

    Zone C Output Stage Implementation Note

Assets

Assets are files uploaded to this project which can be used in various ways.

NeuroVox-v2 77e4 thumbnail
NeuroVox-v2 — 200mm × 50mm two-layer mixed-signal PCB with split analog/digital zones, defined power rails, and ESP32-S3 antenna clearance.

Properties

Pricing & Availability

Distributor

Qty 1

Arrow

$60.96–$113.12

Digi-Key

$69.06–$69.13

HQonline

$88.13–$88.34

LCSC

$93.16–$94.53

Mouser

$133.82–$133.90

TME

$2.58

Verical

$58.71–$123.00

Controls