I2C and 1-Wire Connection Setup

1:22

Planning a response.

Deciding on tool priority.

Navigating tool usage.

Structuring the plan.

Accessing knowledge base.

Developing high-level plan steps.

You want the whole DS28E18 node redrawn per the left‑I2C/right‑trunk architecture. I’ve prepared a plan to execute:

Normalize connectors/nets and confirm J1/J2 pin map; set Pin4 NC.
Rewire DQ: [J2]:2↔[J1]:2 pass‑through; branch via R1=33Ω to DQ_PROTECTED with D1 TVS to GND; tie IC1:IO.
Rewire I2C: [IC1]:SDA/SCL to J3 (Pin3 SDA, Pin4 SCL); add R2/R3=4.7k to 3V3.
Add test pads TP1/TP2/TP3, clean portals, update notes.
Run ERC/DRC and fix any net naming issues.

Click Start on the plan bar to proceed, or tell me any tweaks.

Plan

#Goal

Redraw the entire DS28E18-based 1-Wire to I2C node as specified: Place the I2C group with a 4-pin 2.54 mm THT header (J3) on the left with pin mapping: Pin1=3V3, Pin2=GND, Pin3=SDA, Pin4=SCL; position the DS28E18 adjacent to the header; and place the trunk connectors on the right using Phoenix Contact 1712805 (J1/J2) with the pin mapping: Pin1=TRUNK_VPLUS, Pin2=TRUNK_DQ, Pin3=GND, Pin4=NC. Maintain pass-through for VPLUS and DQ between J2 and J1. Integrate a 33 Ω series resistor on DQ with a TVS diode (PESD5V0S1BBN) to GND, add 4.7k I2C pull-ups to 3V3, and include test pads for DQ, 3V3, and GND. Ensure a clean schematic redraw by cleaning up net duplicates and validating ERC/DRC.

#Implementation plan

Normalize connectors and nets
1. Reconfigure J1 and J2 using Phoenix Contact 1712805 with the specified pin mapping: Pin1=TRUNK_VPLUS, Pin2=TRUNK_DQ, Pin3=GND, and Pin4=NC.
2. Update the 4-pin THT header (J3) with a 2.54 mm pitch and pin assignments: Pin1=3V3, Pin2=GND, Pin3=SDA, Pin4=SCL.
Rewire 1-Wire and I2C paths
1. Connect the DS28E18 so its IO pin connects through a 33 Ω resistor (R1) to the DQ protection net (DQ_PROTECTED), then branch to D1 (TVS diode) tied to GND.
2. Maintain the pass-through connection for VPLUS and DQ between J2 and J1.
3. Connect the DS28E18 power and ground appropriately, ensuring its VDD is supplied and connected to the 3V3 net when needed.
Implement and configure I2C group
1. Connect the I2C signals from DS28E18 to the THT header J3 where Pin3 and Pin4 are SDA and SCL respectively.
2. Place 4.7k pull-up resistors (R2 and R3) from SDA and SCL to 3V3 to meet I2C bus requirements.
Add test pads and finalize foundations
1. Add test pads for monitoring DQ_PROTECTED, 3V3, and GND nets.
2. Clean up net portals, remove duplicates, and reconnect all nets ensuring proper naming (TRUNK_VPLUS, TRUNK_DQ, DQ_PROTECTED, 3V3, GND, I2C_SDA, and I2C_SCL).
Validate design
1. Run ERC/DRC to verify proper connectivity and absence of errors.
2. Update the project description to reflect the left/right placement of the connectors and overall architecture.

#Success criteria

The schematic is redrawn meeting the specified architecture with all connectors and components correctly placed and connected.
DQ protection with a 33 Ω resistor and TVS diode, I2C pull-ups and pass-through connections are implemented as specified.
ERC/DRC passes with no errors and the test pads for DQ, 3V3, and GND are correctly placed.

Confirm connector pinout

Pick I2C pull-up value

Verify TVS suitability

Clarify DS28E18 power

Ask Flux schematic cleanup workflow

70 days

Started implementing a plan

#Goal

- Redraw the entire DS28E18-based 1-Wire to I2C node as specified: Place the I2C group with a 4-pin 2.54 mm THT header (J3) on the left with pin mapping: Pin1=3V3, Pin2=GND, Pin3=SDA, Pin4=SCL; position the DS28E18 adjacent to the header; and place the trunk connectors on the right using Phoenix Contact 1712805 (J1/J2) with the pin mapping: Pin1=TRUNK_VPLUS, Pin2=TRUNK_DQ, Pin3=GND, Pin4=NC. Maintain pass-through for VPLUS and DQ between J2 and J1. Integrate a 33 Ω series resistor on DQ with a TVS diode (PESD5V0S1BBN) to GND, add 4.7k I2C pull-ups to 3V3, and include test pads for DQ, 3V3, and GND. Ensure a clean schematic redraw by cleaning up net duplicates and validating ERC/DRC.

#Implementation plan

1. Normalize connectors and nets

1. Reconfigure J1 and J2 using Phoenix Contact 1712805 with the specified pin mapping: Pin1=TRUNK_VPLUS, Pin2=TRUNK_DQ, Pin3=GND, and Pin4=NC.

2. Update the 4-pin THT header (J3) with a 2.54 mm pitch and pin assignments: Pin1=3V3, Pin2=GND, Pin3=SDA, Pin4=SCL.

2. Rewire 1-Wire and I2C paths

1. Connect the DS28E18 so its IO pin connects through a 33 Ω resistor (R1) to the DQ protection net (DQ_PROTECTED), then branch to D1 (TVS diode) tied to GND.

2. Maintain the pass-through connection for VPLUS and DQ between J2 and J1.

3. Connect the DS28E18 power and ground appropriately, ensuring its VDD is supplied and connected to the 3V3 net when needed.

3. Implement and configure I2C group

1. Connect the I2C signals from DS28E18 to the THT header J3 where Pin3 and Pin4 are SDA and SCL respectively.

2. Place 4.7k pull-up resistors (R2 and R3) from SDA and SCL to 3V3 to meet I2C bus requirements.

4. Add test pads and finalize foundations

1. Add test pads for monitoring DQ_PROTECTED, 3V3, and GND nets.

2. Clean up net portals, remove duplicates, and reconnect all nets ensuring proper naming (TRUNK_VPLUS, TRUNK_DQ, DQ_PROTECTED, 3V3, GND, I2C_SDA, and I2C_SCL).

5. Validate design

1. Run ERC/DRC to verify proper connectivity and absence of errors.

2. Update the project description to reflect the left/right placement of the connectors and overall architecture.

#Success criteria

- The schematic is redrawn meeting the specified architecture with all connectors and components correctly placed and connected.

- DQ protection with a 33 Ω resistor and TVS diode, I2C pull-ups and pass-through connections are implemented as specified.

- ERC/DRC passes with no errors and the test pads for DQ, 3V3, and GND are correctly placed.

70 days

Working on your request...

1:05

Searching for components.

Searching library for: "1712805"

Searching library for: "2.54mm 1x4 through hole pin header"

Searching: "test point"

Creating search plan for: "1712805"

Creating search plan for: "test point"

Searching.

Searching: "2.54mm 1x4 through hole pin header"

Searching: "test point"

Searching.

Searching: "1712805"

Finished searching for components.

70 days

added required connectors, bridge, passives, testpads

0:31

Started: adding DS28E18, connectors, passives, testpads

Analyzing the schematic.

70 days

Added 11 components

0:02

Added 2x 1712805 as J1, J2

Added 1x 215297-4 as J3

Added 1x DS28E18Q+T as IC1

Added 1x PESD5V0S1BBN as D1

Added 3x Generic Resistor as R1, R2, R3

Added 3x Generic Non-Plated Mounting Hole as Hole1, Hole2, Hole3

70 days

Execution stopped due to insufficient credits.

0:02

Analyzing the schematic.

Started: inspecting pins and wiring all nets

70 days

To get started, talk to Flux or create a New Document.

Reviews

Documents

Documents are markdown text files which describe project goals, capture details, or even simulation outputs.

Assets

No assets added.

Project Name

Moral Indigo Electronic Thumb

Description

Industrial 1-Wire to I2C Node (DS28E18) with left-side I2C header J3 (3V3,GND,SDA,SCL) and right-side trunk pass-through (VPLUS,DQ,GND) incl. 33Ω series + TVS on DQ and 4.7k I2C pull-ups, plus test pads (DQ,3V3,GND).

Properties

System Ar…itecture

flowchart TD Trunk_IN["Trunk IN 3-wire\nVplus DQ GND"] --> PassThrough["Pass-through\nTop and bottom terminals"] PassThrough --> Trunk_OUT["Trunk OUT 3-wire\nVplus DQ GND"] PassThrough -->|"Vplus"| Local_3V3["Local 3.3V rail"] PassThrough -->|"DQ"| DQ_Protect["DQ protection\nTVS to GND + 33ohm series"] PassThrough -->|"GND"| GNDNet["GND"] DQ_Protect --> Bridge["DS28E18\n1-Wire to I2C bridge"] Local_3V3 --> Bridge GNDNet --> Bridge Bridge -->|"I2C SDA SCL"| Sensor["SHT85\nHumidity and Temp"] Local_3V3 --> Sensor GNDNet --> Sensor Local_3V3 --> Pullups["I2C pullups\n4.7k to 3.3V"] Pullups --> Sensor TestPads["Test pads\nDQ 3V3 GND"] --- PassThrough TestPads --- Local_3V3 TestPads --- GNDNet AltSensor["Alt BOM\nDS18B20 1-Wire temp"] -. "Variant" .-> PassThrough

Design Notes

Orientation/placement intent: - Left side (I2C group): place U1 (SHT85) and J3 (I2C sensor header) together on the left edge. - Place IC1 (DS28E18) adjacent to the I2C group, with short I2C_SCL/I2C_SDA routing. - Right side (1-Wire trunk): place J1 as Trunk OUT on the right edge; place J2 as Trunk IN on the left edge. - Maintain 1-Wire pass-through on TRUNK_DQ between J2 PIN2 and J1 PIN2, with series protection R1 between TRUNK_DQ and IC1 IO (DQ_PROTECTED).

Pricing & Availability

Distributor	Qty 1
Arrow	$23.53–$41.96
Digi-Key	$35.26–$35.45
LCSC	$29.50–$31.70
Mouser	$41.96
TME	$0.21
Verical	$28.13–$39.49

Controls

Welcome 👋

Flux helps you build PCBs faster with an AI teammate!

Create your account to collaborate, stay updated, fork your own version, and get instant answers from our AI agent.

lbrandjord / Moral Indigo Electronic Thumb

Files