Schematic Design Issue Review

flux

3:12

Analyzing circuit components.

Reviewing circuit connections.

Assessing pull-up resistor needs.

Checking interrupt and power connections.

Evaluating net connections and components.

Checking pin connections and net names.

Running design review.

Analyzing the schematic.

Reviewing the bill of materials.

Accessing knowledge base.

Planning tool calls for schematic review.

Here is a focused, schematic-level review of your current design. I’m only calling out what is directly observable in the schematic and BOM.
Electrical and logical issues
  • Power pin connectivity
    • U2 VCC is on VBAT; U1 VS and VDD_IO are on VBAT; all GND pins of U1 and U2 are tied to GND. No ERC “Missing Power” errors reported.
  • SPI wiring
    • MOSI/MISO/SCLK/#CS are point-to-point between U1 and U2 on nets Net 7/Net 6/Net 16/Net 15 respectively. No pin-type conflicts reported.
  • SWD wiring
    • U2 SWDIO and SWCLK go through series resistors R1 and R3 to J2 pins 2 and 4. GND at J2 pins 3/5/9 and VBAT at pin 1 are present.
  • Reset net
    • U2 P0.21/~RESET is connected to J2 pin 10 and to C1 to GND (Net 14). There is no external pull-up/down resistor visible on this net.
  • Button input
    • SW1 pin 1 -> U2 P0.17 (Net 10), SW1 pin 3 -> GND; C6 from the button node to GND. No external pull-up/down resistor is present on this input.
  • Unused/legacy net portals
    • Multiple Net Portal components (e.g., named for SPI, reset, crystal, button) are placed but not actually connected to the functional nets. The active nets carry generic names (Net 7/Net 6/Net 16/Net 15/Net 14/Net 10/etc.). This is confusing and risks accidental miswires later.
Component-level review
  • Decoupling and bulk caps
    • VBAT has multiple 0.1 uF decouplers C3/C4/C5 to GND and bulk caps C2/C9 = 47 uF each on VBAT to GND. Presence is good.
    • Crystal load network for Y1 is implemented: C7 and C8 to GND; U2 P0.00/XTAL1 to Y1:2 (Net 9), P0.01/XTAL2 to Y1:1 (Net 11).
  • LED current limiting
    • LED1 anode is fed via R2 to VBAT (Net 17/VBAT). Cathode returns to U2 P0.18 (Net 3). Current-limiting resistor is present. BOM shows R2 = 2.2 kΩ.
  • SWD series damping
    • R1 and R3 are 33 Ω each in series with SWDIO/SWCLK. Presence confirmed in BOM.
  • Battery input
    • J1 POS connects to VBAT; NEG to GND. No reverse-polarity or input transient protection components are present on VBAT.
Power and signal integrity
  • Power distribution
    • Single rail VBAT powers U2 and U1. Bypass caps and bulk caps are present on VBAT. No intermediate regulation stage is present.
  • Signal integrity
    • Series resistors are only on SWD lines. SPI lines (Net 6/7/16/15) have no series terminations in the schematic; nothing inherently wrong is visible here at schematic level.
Schematic best practices and net labeling
  • Generic net names on critical signals
    • SPI and other key nets use generic names: Net 7 (MOSI), Net 6 (MISO), Net 16 (SCLK), Net 15 (ACC_CS), Net 8 (ACC_INT1), Net 2 (ACC_INT2), Net 10 (BUTTON), Net 3 (LED), Net 14 (RESET). Rename these nets to their functional names so they are self-documenting and recognized clearly by ERC.
  • Unused legacy portals
    • Remove or connect the stray Net Portal components intended for SPI/RESET/XTAL/BUTTON so the net names match the intended signal names. Keeping unconnected portals increases the chance of mistakes.
  • Power net metadata
    • Add a voltage property to VBAT and mark it as a Power net type. Clear power net naming and properties improve ERC/DRC behavior and readability.
Actionable corrections and optimizations
  • Reset net
    • Observation: No external pull resistor is present on U2 P0.21/~RESET (only C1 to GND). Action: If the device requires an external pull, add a pull-up per the module’s datasheet. If the capacitor is not recommended, remove/adjust per guidance.
  • Button input
    • Observation: No external pull-up/down on U2 P0.17 (button net). Action: If you are not relying on the MCU’s internal pull, add the appropriate pull resistor.
  • Net labeling cleanup
    • Rename the following nets:
      • Net 7 -> MOSI
      • Net 6 -> MISO
      • Net 16 -> SCLK
      • Net 15 -> ACC_CS
      • Net 8 -> ACC_INT1
      • Net 2 -> ACC_INT2
      • Net 10 -> BUTTON
      • Net 3 -> LED
      • Net 14 -> RESET
    • Delete or properly connect the currently unconnected Net Portal components for these signals.
  • Power net properties
    • Set VBAT as a Power net and add its voltage value in net properties.
  • Battery input robustness (optional improvement)
    • If needed for your use case, consider adding reverse-polarity protection and/or input surge/ESD protection on VBAT ahead of the rail that feeds U2/U1.
What I verified via project data
  • ERC summary: No schematic-level ERC errors reported (Missing Power, Pin-to-Pin conflicts, Single pin nets, Undriven nets all clear).
  • Crystal network is correctly cross-connected with its two load capacitors to GND.
  • LED has a series resistor; SWD lines have series resistors; decoupling and bulk capacitors exist on VBAT.
  • Several disconnected Net Portals exist while the live nets remain generically named.
If you want, I can:
  • Rename the nets listed above and remove the stray Net Portal instances.
  • Add pull resistors on RESET and the BUTTON input if you confirm they’re needed.
72 days
Sign up to send

To get started, talk to Flux or create a New Document.

Documents

    Documents are markdown text files which describe project goals, capture details, or even simulation outputs.

    Assets

    No assets added.

    nrf52_tilt_sensor_flat_battery_Modules_approach2

    nrf52_tilt_sensor_flat_battery_Modules_approach2 thumbnail
    Welcome to your new project. Imagine what you can build here.

    Properties

    Properties describe core aspects of the project.

    Pricing & Availability

    Distributor

    Qty 1

    Arrow

    $10.38–$13.15

    Digi-Key

    $8.90–$10.47

    LCSC

    $19.78–$20.12

    Mouser

    $15.13

    TME

    $1.10–$1.11

    Verical

    $5.29–$12.48

    Controls