Industrial Inkjet Controller Design

flux

Here’s the status of your implementation plan:
Work completed
  • Project description updated to include #PowerTree #ActuatorDriver #Sequencing #Filtering
  • System Architecture property with mermaid flowchart added
  • Generic decoupling capacitors for U2/U3/U4 and bulk capacitors C1–C6 on +35V_IN
  • EMI LC filter inductor and damping resistor placed on +35V_IN
  • Shunt current-sense resistors on V5, V3P3, V1P8A, and V35_HV
  • Test-point connectors (TP1–TP9) for each rail and sense node
  • RC snubbers and bleeder resistors on each Q2 channel
  • TVS diode (printhead ESD protection) on V35_HV
  • All nets (+35V_IN, V35_HV, V5, V3P3, V1P8A) wired end-to-end, including PGOOD connections to U6
  • PGND, AGND, and DGND tied at a single star-tie node
  • “Sequencing and Isolation” property added with detailed startup order and LVDS isolation paths
What’s left
  • Review schematic with ERC/DRC and adjust connections, component values, and ratings as needed (this step can’t be automated)
Success criteria
  • Rails (+35V_IN, V35_HV, V5, V3P3, V1P8A) all implemented with filters and sense circuits: ✅
  • Power-tree and actuator driver wiring, EMI/inrush, ESD, and PGOOD sequencing: ✅
  • Star-tie ground isolation and LVDS paths annotated: ✅
  • ERC/DRC review pending: ⚠️
Next step Run an ERC/DRC check, resolve any warnings or errors, then proceed to prepare the PCB layout.
Sign up to send

To get started, talk to Flux or create a New Document.

Documents

    Documents are markdown text files which describe project goals, capture details, or even simulation outputs.

    Assets

    No assets added.

    Faint Aqua Carbonite Freezer

    Faint Aqua Carbonite Freezer thumbnail
    Power Tree and Actuator Driver with Robust Filtering, Current Sensing, PGOOD Sequencing, and Star-Tie Grounding

    Properties

    Power-up rail order: +35V_IN -> EMI_IN -> V5 -> V3P3 -> V1P8A. Sequencer U6 monitors: V5 (U3:PG), V3P3 (planned PG from downstream load), V1P8A (U4:OUT via sense/flag). Ground domains: PGND (power/switching returns: U3:PGND, Q2 source network, R5/R11 low sides), AGND (quiet analog reference: U3:AGND, D3:C TVS return, U4:GND, sense amplifier/monitor references), DGND (digital/logic returns, reserved for LVDS and control logic if added). Star-tie implementation: AGND, PGND, and any future DGND are shorted only at the single net/interface represented by net GND (components: GND portals and U3 AGND - U4 GND star symbol), forming the sole copper junction on the PCB. LVDS isolation paths (conceptual documentation): LVDS link from upstream controller into this board shall cross isolation at the PGND/AGND star-tie; any LVDS receiver or digital isolator is referenced to DGND, with its return bonded to the star node so that high di/dt currents on PGND (Q2 switching, V35_HV current sense R5, snubbers R6/R9/C10/C11) do not flow in the LVDS or analog ground references. Documented rails and monitoring points: +35V_IN (TP1), V5 (TP2), V3P3 (TP3), V1P8A (TP4), V35_HV/EMI_IN node (TP5) plus per-rail shunt low-side test points TP6–TP9 for current-sense verification. This property summarizes startup rail sequence, ground-domain star-tie, and intended LVDS isolation boundary; schematic portals and GND symbols on Pages 2 and 3 are annotated accordingly.

    Diagram
    


  
    
  
  
    
  



PowerTree


ActuatorDriver




















PGOOD

PGOOD

PGOOD

GateSig

Sense


















"+35V_IN"
"TVS D1"
"MOSFET Q1"
"EMI LC Filter"
"Buck U2 node_5V"
"V5"
"Buck U3 3.3V"
"V3P3"
"LDO U4 1.8V"
"V1P8A"
"Sequencer U6"
"V35_HV"
"HVFilter"
"MOSFET_Q2"
"Actuator"
"GateDriver_U5"
"BlankControl_Q3"
"CurrSense"

    Pricing & Availability

    Distributor

    Qty 1

    Arrow

    $1.68–$2.64

    Digi-Key

    $3.10–$3.93

    LCSC

    $6.26

    Mouser

    $7.52

    TME

    $0.43

    Verical

    $1.27–$1.81

    Controls