RP2040 Board Design
Worked for 4 mins 31 sec
Created 2 project docs
Block Diagram
Block Diagram
Architecture
Functional Blocks and Sourcing Plan
PCB Boundary (future phase only)
Target: four layers, approximately 22 mm × 18 mm, with castellated GPIO edge pads where practical. PCB placement/routing is explicitly deferred until schematic approval.
Project Specification
Project Specification
Project Overview
Compact USB-C RP2040 development board. Status: Approved requirements; schematic implementation in progress.
Intended Use
A small production-assembly-friendly RP2040 controller/module for embedded prototyping and integration onto carrier boards.
What the Device Should Do
- Operate as a USB-C sink and USB 2.0 device.
- Boot a bare RP2040 from external QSPI flash using a 12 MHz crystal.
- Provide visible power and firmware-controlled status indications.
- Support BOOTSEL, reset access, and SWD programming/debug.
- Expose a practical subset of GPIO and power rails at compact edge/castellated pads.
- USB-C sink with USB 2.0 D+/D−.
- Bare RP2040 and external QSPI flash.
- 12 MHz crystal.
I finalized the board architecture and build specification, but no schematic changes were made because the account has no available ACUs.
Remaining work: create and verify the complete schematic, assign footprints, then proceed through PCB placement and routing after the schematic checkpoint.
Resolve ACUs and continue
Add more ACUs
Get manual schematic steps
No schematic yet
Talk to Flux to get started.
Refine this doc
Ask about this doc
Block Diagram
Architecture
Text
USB-C receptacle ├─ CC1/CC2: independent 5.1 kΩ Rd → GND ├─ D+/D− → low-capacitance ESD → series resistors → RP2040 USB └─ VBUS → input protection → 3.3 V regulator └─ 3V3 rail ├─ RP2040 + required internal-regulator/ADC support ├─ external QSPI flash ├─ 12 MHz crystal network ├─ green power LED └─ blue GPIO status LED RP2040 ├─ BOOTSEL tactile control through QSPI CS circuit ├─ RUN reset test pad ├─ SWDIO/SWCLK/GND test pads └─ selected GPIO/3V3/GND/VBUS castellated edge pads
Functional Blocks and Sourcing Plan
Table
| Block | Reference classification | Decision |
|---|---|---|
| USB-C sink, USB 2.0 data, ESD and VBUS protection | None found in flux-reference-design | Datasheet-backed library design from scratch |
| 5 V to 3.3 V regulation | None found in flux-reference-design | Select from library only after mandatory power budget |
| RP2040 core, QSPI flash, crystal and required support | None found in flux-reference-design | Datasheet-backed library design following Raspberry Pi recommendations exactly |
| User controls and indicators | None expected | Library parts plus generic support passives |
| Edge/test-pad I/O | None expected | Real compact pad/interface parts, selected GPIO mapping |
PCB Boundary (future phase only)
Target: four layers, approximately 22 mm × 18 mm, with castellated GPIO edge pads where practical. PCB placement/routing is explicitly deferred until schematic approval.
Architecture
Functional Blocks and Sourcing Plan
PCB Boundary (future phase only)
