USB Audio Interface Setup

I found a few good references with visibly inspectable PCB layout around the codec and USB connector.
Best matches

Table


ProjectWhy it’s usefulWhat looks promisingLink
erichVK5/PCM290x-USB-audio-interfaceClosest to a simple stereo USB codec designOpen hardware repo with PCB files, likely easiest to inspect codec-to-USB routinghttps://github.com/erichVK5/PCM290x-USB-audio-interface
skiselev/usb_audioCompact USB audio adapterGood candidate for studying connector placement and short codec routinghttps://github.com/skiselev/usb_audio
Flux reference: USB audio dongle PCM2912Directly relevant to your architectureViewable schematic + PCB in Flux/psuser2024/usb-audio-dongle-pcm2912
Wayne-Weng/-PCB--PCM2912-USB-Codec-with-MEMS-MICSpecifically PCM2912-basedStrong match if you want to compare codec neighborhood and USB entryhttps://github.com/Wayne-Weng/-PCB--PCM2912-USB-Codec-with-MEMS-MIC
UCSD open-source USB audio interface PDFIncludes PCB discussion in a readable documentGood for layout rationale, not just raw fileshttps://kastner.ucsd.edu/ryan/wp-content/uploads/sites/5/2022/06/admin/usb-audio-interface.pdf
Most relevant to your design
For a MacBook Air bus-powered interface like yours, I’d start with:
  1. erichVK5/PCM290x-USB-audio-interface
  2. Flux PCM2912 project
  3. Wayne-Weng/-PCB--PCM2912-USB-Codec-with-MEMS-MIC
What to inspect first

Table


AreaWhat to look for
USB connector entryESD part placement, CC resistor placement, VBUS filtering
USB D+ / D- pairShort path, minimal stubs, consistent spacing, direct route into codec/protection
Codec neighborhoodDecoupling capacitors very close to supply pins, crystal placement, clean ground return
Analog separationInput/output traces kept away from USB pair and VBUS switching/current loops
GroundingContinuous ground reference under USB and codec, controlled analog return paths
If you want, I can do the next step and make a reference-by-reference layout comparison checklist for your current project.
Compare those references
Review my layout
Inspect board first
U3
J1 VBUS_4 - D1 VBUS
J2 1 - C17 P2
U2 VOUT - U3 V+
U1 VOUTR - C20 P1
U3 OUT2 - R6 P2
R4 P2 - U1 D-
U1 VCCR - U1 VCCP
J1 VBUS_1 - J1 VBUS_2
U1 VCCR - U1 VCCP
U1 VCOM2 - R5 P1
U1 VDD - U1 VCCA
U1 XTO - Y1 ~
D1 I/O2 - R4 P1
U3 OUT2 - R6 P2
U1 XTO - Y1 ~
J1 VBUS_4 - D1 VBUS
U1 VOUTL - C19 P1
U3 OUT1 - R5 P2
U1 XTI - Y1 ~
U1 XTO - Y1 ~
U1 VCCR - U1 VCCP
J2 1 - C17 P2
U1 XTI - Y1 ~
U1 VCCR - U1 VCCP
U1 VOUTR - C20 P1
J2 3 - C18 P2
U1 VCCR - U1 VCCP
U3 OUT1 - R5 P2
U2 VOUT - U3 V+
J1 CC2 - R2 P1
J1 CC2 - R2 P1
U1 XTO - Y1 ~
C20 P2 - J3 3
C19 P2 - J3 1
R3 P2 - U1 D+
U1 VCCR - U1 VCCP
D1 I/O1 - R3 P1
U1 VCCR - U1 VCCP
U2 EN - C11 P1
J2 2 - J3 2
U1 VDD - U1 VCCA
U2 EN - C11 P1
C19 P2 - J3 1
J1 VBUS_1 - J1 VBUS_2
D1 I/O1 - R3 P1
J1 DN1 - J1 DN2
J2 3 - C18 P2
J1 CC1 - R1 P1
R3 P2 - U1 D+
J1 DN1 - J1 DN2
J1 DP1 - J1 DP2
J2 1 - C17 P2
U1 VCCR - U1 VCCP
U1 TEST1 - U1 POWER
U3 OUT1 - R5 P2
U3 OUT2 - R6 P2
J1 DP1 - J1 DP2
U1 VCCR - U1 VCCP
U1 VCCR - U1 VCCP
J1 VBUS_4 - D1 VBUS
J2 3 - C18 P2
U3 OUT1 - R5 P2
J2 2 - J3 2
U1 TEST1 - U1 POWER
U1 VOUTL - C19 P1
U2 EN - C11 P1
U1 XTI - Y1 ~
U1 XTI - Y1 ~
U2 VOUT - U3 V+
J1 DP1 - J1 DP2
U1 VCOM2 - R5 P1
U1 VCCR - U1 VCCP
U1 VCCR - U1 VCCP
R4 P2 - U1 D-
D1 I/O2 - R4 P1
U2 VOUT - U3 V+
J1 CC1 - R1 P1
U1 VCOM2 - R5 P1
U1 VCCR - U1 VCCP
J1 DN1 - J1 DN2
U2 EN - C11 P1
C20 P2 - J3 3
U1 VDD - U1 VCCA
U1 VCCR - U1 VCCP
U1 VCCR - U1 VCCP
J1 VBUS_4 - D1 VBUS
C2
Capacitance
100nF
R5
Resistance
100kΩ
C8
Capacitance
100nF
C22
Capacitance
22pF
R7
Resistance
1MΩ
C5
Capacitance
100nF
R1
Resistance
5.1kΩ
C11
Capacitance
10uF
C10
Capacitance
100nF
C16
Capacitance
10uF
C13
Capacitance
10uF
R6
Resistance
100kΩ
C7
Capacitance
100nF
C15
Capacitance
10uF
R2
Resistance
5.1kΩ
C20
Capacitance
1uF
C6
Capacitance
100nF
C14
Capacitance
10uF
C17
Capacitance
1uF
R3
Resistance
22 Ω
C4
Capacitance
100nF
C18
Capacitance
1uF
C12
Capacitance
10uF
C9
Capacitance
100nF
C1
Capacitance
100nF
R4
Resistance
22 Ω
C21
Capacitance
22pF
C3
Capacitance
100nF
C19
Capacitance
1uF
U1 DGND - U1 AGND
GND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
GND
U1 DGND - U1 AGND
J1 GND_4 - D1 GND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
J1 GND_4 - D1 GND
J1 GND_4 - D1 GND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
U1 DGND - U1 AGND
GND
J3
J2
J1
U2
Y1
Y1
D1
U1

No files yet

Documents

    Documents are markdown text files which describe project goals, capture details, or even simulation outputs.

    Assets

    Assets are files uploaded to this project which can be used in various ways.

    Something went wrong loading this panel.