DIY ESP32 Internet Radio PCB Design
Updated 2 connections
0:01
Connected C1:P1, C2:P1 to ^+5V
Connected C1:P2, C2:P2 to ^GND
2 days
0:00
I’m unable to continue applying the requested PCB/layout revisions because execution credits are exhausted. So far, I confirmed the existing 150 × 90 mm two-layer layout and schematic state, verified the power connectors J4/J5 and capacitor/connector assignments, reassigned the WiFi LED from ESP32 GPIO12 to GPIO14, and updated C1/C2/C3/C4 metadata to specify compact radial electrolytic and small ceramic through-hole footprints with polarity notes. Remaining work: apply/verify the physical footprint regeneration, update silkscreen labels for J1/J2/J3/J4/J5/U2, move/lock components to the 2.54 mm grid, set wide +5V/GND trace rules, route or autoroute the power/ground rails and remaining signals, then run a final layout/ERC/DRC review.
2 days
0:00
I’m unable to continue making project edits because execution credits are exhausted. So far in this revision I verified the current 150 × 90 mm layout, found J4/J5 already present as screw terminals, confirmed the remaining routing issue was 28 airwires, replaced C1 and C2 with generic radial through-hole 1000 µF / 16 V electrolytic capacitor definitions, and restored their connections to switched +5V and GND.
Remaining work: reassign LED2/WiFi from GPIO12 to GPIO14, update C3/C4 footprints to small through-hole ceramics in the actual layout, apply final connector/rail silkscreen labels, place the newly replaced C1/C2 near the power/MAX98357A sections, enforce/verify 2.54 mm grid placement, apply wide +5V/GND routing rules or traces, reduce remaining airwires, and run final layout/ERC verification.
2 days
Refine this doc
Ask about this doc
ESP32 YoRadio Perfboard Carrier Design Notes
Requirements
- Through-hole, 2.54 mm prototyping-friendly carrier for ESP32 DevKit 30-pin, MAX98357A, LCD 16x2 I2C, rotary encoder, speaker, status LEDs, power input, and switch.
- Preferred board: 90 x 150 mm perfboard-style area; compact 70 x 90 mm may be considered if feasible.
- ESP32 centered, LCD/encoder left, MAX98357A and speaker right, power lower-right, LEDs on front edge.
Key electrical mappings
- LCD: SDA -> GPIO21, SCL -> GPIO22, VCC -> 5V, GND -> GND.
- Encoder: CLK -> GPIO32, DT -> GPIO33, SW -> GPIO35, VCC -> 3.3V, GND -> GND.
- GPIO35/SW uses external 10 kΩ pull-up to 3.3V.
- MAX98357A: BCLK -> GPIO26, LRC/WS -> GPIO25, DIN -> GPIO27, VIN -> 5V, GND -> GND; SD and GAIN available on header.
- Speaker connector only connects to SPK+ and SPK-; neither speaker terminal connects to GND.
- Power LED: GPIO13 through 330 Ω LED path to GND.
- WiFi LED: GPIO12 through 330 Ω LED path to GND.
Power and capacitors
- +5V IN enters through ARK/screw terminal, then external switch connector, then +5V rail.
- GND IN connects directly to GND rail.
- 1000 µF electrolytic near input.
- 470 µF to 1000 µF electrolytic plus 100 nF ceramic near MAX98357A VIN/GND.
- Optional 100 nF ceramic near ESP32 5V/GND.
Layout intent
- Use female headers/connectors and broad service spacing for manual wiring.
- Route 5V/GND as short, thick rails; keep I2S short between ESP32 and MAX98357A.
- Keep speaker wiring away from I2C/encoder/I2S lines.
Implemented schematic and layout
- Project name set to ESP32 YoRadio Perfboard Carrier.
- Board set to 150 mm x 90 mm, 2-layer rectangular through-hole carrier format.
- U1 ESP32 DevKit placed centered.
- U2 MAX98357A placed on the right side with speaker connector J3 nearby.
- LCD connector J1 placed on the left side; encoder connector J2 placed lower-left with R1/C5/C6/C7 nearby.
- J4 5V input, J5 switch connector, and C1 input bulk capacitor placed in the lower-right power section.
- LED1/LED2 and R2/R3 placed on the front/lower board edge.
- C2/C3 placed near the MAX98357A power pins; C4 placed near the ESP32 power input.
Welcome 👋
Flux helps you build PCBs faster with an AI teammate!
Create your account to collaborate, stay updated, fork your own version, and get instant answers from our AI agent.