PCB Design for Power Transfer Switch

23:13

Thought for 17 sec

4/9 Wire schematic per LilyGO pin map, relay driver isolation, dividers, and connectors

Thought for 6 sec

Thought for 10 sec

Thought for 6 sec

Thought for 3 sec

Completed design checks — found 39 issues.

Read schematic.

Thought for 9 sec

Thought for 2 sec

Thought for 3 sec

Completed design checks — found 38 issues.

Thought for 6 sec

6/9 Set 80 mm x 50 mm 2-layer board and trace-width rules

Thought for a moment

Editing board size.

Thought for 23 sec

Thought for 6 sec

Read layout.

Thought for 3 sec

Editing layout rules.

Thought for a moment

Editing layout rules.

Thought for 5 sec

Editing layout rules.

Thought for 11 sec

Editing layout rules.

Thought for 15 sec

7/9 Place components with relay/header routing bottleneck clearance

Thought for 14 sec

Thought for 3 sec

Thought for 7 sec

Thought for a moment

Thought for 3 sec

Thought for a moment

Thought for 1 min 33 sec

Thought for 50 sec

Thought for a moment

Thought for 32 sec

Thought for a moment

Thought for 1 min 29 sec

Thought for 52 sec

Thought for 4 sec

Thought for a moment

Thought for 41 sec

Thought for a moment

Thought for 11 sec

Thought for a moment

Thought for 6 sec

Thought for a moment

Thought for 13 sec

Thought for 8 sec

Thought for 3 sec

Completed design checks — found 36 issues.

Thought for 12 sec

8/9 Route the PCB and iterate DRC until zero airwires remain

Thought for 2 sec

Completed design_rule_check_dangling_trace check — found 36 issues.

Thought for 3 sec

Routing complete!

Thought for a moment

I completed the core schematic and layout work before credits ran out.
Done:
  • Renamed the project and created a project specification file.
  • Added the LilyGO T-Display-S3 dual 14-pin female headers using the supplied official pin map.
  • Added and wired the 5V relay, EL817 optocoupler, 2N7000 relay driver, 1N4007 flyback diode, screw terminals, JST-PH battery connector, and telemetry divider/filter parts.
  • Corrected the telemetry divider topology so 25V inputs stay below the ESP32-S3 ADC limit by using an added 10k series resistor per channel.
  • ERC was clean before layout.
  • Set the PCB to 80mm × 50mm, 2-layer.
  • Placed all components on the top layer with headers parallel, relay/driver grouped, connectors on edges, and clear routing space around the +5V relay feed.
  • Set routing rules: 0.25mm default signals, 0.5mm for power/relay nets including +5V.
  • Ran auto-routing; it reported successful completion with 100 traces/vias applied.
Remaining:
  • Run final DRC/review to confirm exactly 0 airwires and no copper/clearance issues.
  • Specifically verify the +5V J1:Pin_1 to K1:A1 route is complete.
  • Check whether any automatically generated neckdowns need cleanup.
  • Create the final validation/routing report document.
  • Note: the JST-PH LIPO_BAT connector is present but intentionally no-connected because the provided LilyGO 28-pin header map does not expose battery pins; wiring it safely needs the exact LilyGO battery pad/pin mapping.
Run final review
Create validation report
Check airwires
Find battery mapping
Export fab files

Finished working

Refine this doc
Ask about this doc
Car Audio Power Transfer Switch Manager Specification
Purpose
Production-ready 2-layer PCB that accepts a LilyGO T-Display-S3 module using two parallel 14-pin female headers and manages a 5V SPDT relay plus voltage telemetry for a high-power car audio transfer system.
Required LilyGO Header Mapping
  • Left header pins 1-14: VBUS to +5V, GND to ground, GPIO43/44/18/17/21/16/15/14/13/12/11/10 no-connect.
  • Right header pins 15-28: GND to ground, 3V3 telemetry reference, GPIO0 no-connect, GPIO1 relay drive command, GPIO2 battery ADC, GPIO3 charger ADC, GPIO4/5/6/7/8/9/47/48 no-connect.
Functional Blocks
  1. Main 5V input terminal feeding LilyGO VBUS and relay coil power.
  2. Isolated relay-drive path using EL817 optocoupler and 2N7000 N-MOSFET coil driver.
  3. 5V SPDT relay with flyback diode and external screw terminals for COM and NO contact output to the automotive relay coil circuit.
  4. Two 25V-tolerant voltage dividers using 10k / 2.2k with 0.1uF ADC filtering.
  5. External terminals: 5V_IN, GND_IN, DETECT_CHG, DETECT_BAT, RELAY_COM, TO_COIL_100A, SYSTEM_GND, and a 2-pin JST-PH LIPO_BAT connector.
Layout Requirements
  • Board: 80 mm x 50 mm, 2-layer.
  • +5V and relay/contact power traces: minimum 0.5 mm.
  • GPIO/ADC signal traces: minimum 0.25 mm.
  • Place two 14-pin female headers parallel for LilyGO module installation.
  • Keep relay and headers arranged to avoid the known +5V routing bottleneck between LilyGO VBUS and relay coil VCC.
  • Use bottom layer/vias when needed and verify zero remaining airwires.

    Purpose

    Required LilyGO Header Mapping

    Functional Blocks

    Layout Requirements

Documents

    Car Audio Power Transfer Switch Manager Specification

Assets

No assets added.

Car Audio Power Transfer Switch Manager 287e

Car Audio Power Transfer Switch Manager 287e thumbnail
Automatic 5V relay/telemetry manager for high-power car audio power-transfer control using a LilyGO T-Display-S3 module.

Properties

Properties describe core aspects of the project.

Pricing & Availability

Distributor

Qty 1

Arrow

$0.16–$0.55

Digi-Key

$0.79–$1.07

HQonline

$1.02

LCSC

$1.87

Mouser

$0.76

TME

$1.32

Verical

$0.16–$0.50

Controls