PhotoTherapy Workflow Review
Worked for 5 mins 56 sec
Removed all 113 dedicated TP/Keystone 5018* test-point components from schematic and PCB; remaining TP components = 0, remaining Keystone 5018 footprints = 0, and NUCLEO coordinates stayed unchanged.
Result: PASS for test-point removal — required nets are still present with reduced connection counts; no routing or component movement was performed. The single post-removal check reports no TP/5018 remains, but still shows pre-existing keepout/pin warnings and one footprint-internal overlap source at
Q_RESET1; initial overlap was not directly reported by the available checker, final explicit overlap source count = 1 (Q_RESET1).
fix placement and keep out
Worked for 17 mins 41 sec
Placement/keepout cleanup is complete and the board check now passes: Board valid = yes, with no routing feasibility issues detected. I did not route, and the verified NUCLEO sockets stayed unchanged at CN7 (55.00, 20.00) and CN10 (115.96, 20.00).
What changed: converted the problematic routing-blocking keepout zones into non-blocking documentation outlines, removed global false keepout rules from copper objects, and replaced/reconnected
Q_RESET1 with a clean MMBT3904 footprint.DRC, route, export
Run full review
Start routing
Check manufacturing readiness
Export fabrication files
Refine this doc
Ask about this doc
Phase 2 — Module and Connector Pinouts
Scope: Only J_PI1, U_TEENSY1, and U_NUCLEO1 were created/verified. No laser channels, monitoring circuits beyond reserved/label pins, or power-entry circuitry were added.
Raspberry Pi 5 connector — J_PI1
Verification source: Raspberry Pi 40-pin GPIO header documentation. Library symbol pin naming/physical numbering matched physical pins 1–40. Connector mechanical orientation remains to be reviewed before PCB layout.
Table
| Physical pin | MCU/Header pin name | Peripheral function | Net / status | Conflict status | Verification status |
|---|---|---|---|---|---|
| 1 | 3.3V | 3.3 V power | NC | OK — explicitly not connected | Verified header role |
| 2 | 5V | 5 V power | NC | OK — explicitly not connected | Verified header role |
| 3 | GPIO2 | I2C SDA | NC | OK | Verified header pin |
| 4 | 5V | 5 V power | NC | OK — explicitly not connected | Verified header role |
| 5 | GPIO3 | I2C SCL | NC | OK | Verified header pin |
| 6 | GND | Ground | DGND | OK | Verified header pin |
| 7 | GPIO4 | GPIO | NC | OK | Verified header pin |
| 8 | GPIO14 | UART TXD | PI_UART_TX | OK | Verified |
| 9 | GND | Ground | DGND | OK | Verified |
| 10 | GPIO15 | UART RXD | PI_UART_RX | OK | Verified |
| 11 | GPIO17 | GPIO | NC | OK | Verified header pin |
| 12 | GPIO18 | PCM_CLK / I2S BCLK | PI_I2S_BCLK | OK | Verified |
| 13 | GPIO27 | GPIO | NC | OK | Verified header pin |
| 14 | GND | Ground | DGND | OK | Verified |
| 15 | GPIO22 | GPIO | NC | OK | Verified header pin |
| 16 | GPIO23 | GPIO | NC | OK | Verified header pin |
| 17 | 3.3V | 3.3 V power | NC | OK — explicitly not connected | Verified header role |
| 18 | GPIO24 | GPIO | NC | OK | Verified header pin |
| 19 | GPIO10 | SPI MOSI | NC | OK | Verified header pin |
| 20 | GND | Ground | DGND | OK | Verified |
| 21 | GPIO9 | SPI MISO | NC | OK | Verified header pin |
| 22 | GPIO25 | GPIO | NC | OK | Verified header pin |
| 23 | GPIO11 | SPI SCLK | NC | OK | Verified header pin |
| 24 | GPIO8 | SPI CE0 | NC | OK | Verified header pin |
| 25 | GND | Ground | DGND | OK | Verified |
| 26 | GPIO7 | SPI CE1 | NC | OK | Verified header pin |
| 27 | ID_SD / DNC | HAT ID EEPROM SDA | NC | OK — explicitly NC | Verified header role |
| 28 | ID_SC / DNC | HAT ID EEPROM SCL | NC | OK — explicitly NC | Verified header role |
| 29 | GPIO5 | GPIO | NC | OK | Verified header pin |
| 30 | GND | Ground | DGND | OK | Verified |
| 31 | GPIO6 | GPIO | NC | OK | Verified header pin |
| 32 | GPIO12 | PWM/GPIO | NC | OK | Verified header pin |
| 33 | GPIO13 | PWM/GPIO | NC | OK | Verified header pin |
| 34 | GND | Ground | DGND | OK | Verified |
| 35 | GPIO19 | PCM_FS / I2S LRCLK | PI_I2S_LRCLK | OK | Verified |
| 36 | GPIO16 | GPIO | NC | OK | Verified header pin |
| 37 | GPIO26 | GPIO | NC | OK | Verified header pin |
| 38 | GPIO20 | PCM_DIN | PI_I2S_DATA_FROM_TEENSY | OK — optional path connected per Teensy assignment | Verified |
| 39 | GND | Ground | DGND | OK | Verified |
| 40 | GPIO21 | PCM_DOUT | PI_I2S_DATA_TO_TEENSY | OK | Verified |
Teensy 4.1 socket module — U_TEENSY1
Verification sources: official PJRC Teensy 4.1 pinout/audio documentation. Library symbol is the available Teensy 4.1 module; terminal names use numeric labels with underscores.
Table
| Teensy pin | MCU/Header pin name | Peripheral function | Net / status | Conflict status | Verification status |
|---|---|---|---|---|---|
| 0 | RX1 | UART receive from Pi TX | PI_UART_TX | OK | Verified |
| 1 | TX1 | UART transmit to Pi RX | PI_UART_RX | OK | Verified |
| 2 | Pin 2 | PWM | TEENSY_PWM_01 | OK | User-approved assignment |
| 3 | Pin 3 | PWM | TEENSY_PWM_02 | OK | User-approved assignment |
| 4 | Pin 4 | PWM | TEENSY_PWM_03 | OK | User-approved assignment |
| 5 | Pin 5 | PWM | TEENSY_PWM_04 | OK | User-approved assignment |
| 6 | Pin 6 | PWM | TEENSY_PWM_05 | OK | User-approved assignment |
| 7 | OUT1A | I2S output | PI_I2S_DATA_FROM_TEENSY | OK — optional path connected | Verified |
| 8 | IN1 | I2S input | PI_I2S_DATA_TO_TEENSY | OK | Verified |
| 10 | Pin 10 | PWM | TEENSY_PWM_06 | OK | User-approved assignment |
| 14 | Pin 14 | PWM | TEENSY_PWM_07 | OK | User-approved assignment |
| 15 | Pin 15 | PWM | TEENSY_PWM_08 | OK | User-approved assignment |
| 20 | LRCLK1 | I2S LRCLK | PI_I2S_LRCLK | OK | Verified |
| 21 | BCLK1 | I2S BCLK | PI_I2S_BCLK | OK | Verified |
| 22 | Pin 22 | PWM | TEENSY_PWM_09 | OK | User-approved assignment |
| 23 | MCLK1 | I2S master clock | NC / RESERVED | OK — explicitly reserved and NC | Verified |
| 24 | Pin 24 | PWM | TEENSY_PWM_10 | OK | User-approved assignment |
| 25 | Pin 25 | PWM | TEENSY_PWM_11 | OK | User-approved assignment |
| 28 | Pin 28 | PWM | TEENSY_PWM_12 | OK | User-approved assignment |
| 29 | Pin 29 | PWM | TEENSY_PWM_13 | OK | User-approved assignment |
| 33 | Pin 33 | PWM | TEENSY_PWM_14 | OK | User-approved assignment |
| 36 | Pin 36 | PWM | TEENSY_PWM_15 | OK | User-approved assignment |
| 37 | Pin 37 | PWM | TEENSY_PWM_16 | OK | User-approved assignment |
Teensy NC pins presently marked NC: G_1, 9, 11, 12, 3V, 26, 27, 30, 31, 32, 34, 35, 38, 39, 40, 41, G_2, 13, 16, 17, 18, 19, 3V3, G_3, 5V. Pin 23 is RESERVED and NC.
NUCLEO-G474RE socket/module — U_NUCLEO1
Verification source: STMicroelectronics UM2505 Rev. 7 NUCLEO-G474RE / MB1367 Morpho connector table plus STM32G474RE datasheet function table for PA0/PA1/PA4/PB0. Only MONITOR_MUX_A0..A3 are assigned. TEMP_FREQ_CAPTURE and POWER_MONITOR_ADC remain unassigned pending timer/ADC verification. No Teensy-to-NUCLEO bus was created.
Table
| Function | Physical header position | MCU pin name | Peripheral function | Net / status | Conflict status | Verification status |
|---|---|---|---|---|---|---|
| MONITOR_MUX_A0 | CN7 pin 28 | PA0 / A0 | GPIO; ADC12_IN1; timer-capable alternatives exist | MONITOR_MUX_A0 | OK | Verified provisional candidate |
| MONITOR_MUX_A1 | CN7 pin 30 | PA1 / A1 | GPIO; ADC12_IN2; timer-capable alternatives exist | MONITOR_MUX_A1 | OK | Verified provisional candidate |
| MONITOR_MUX_A2 | CN7 pin 32 | PA4 / A2 | GPIO; ADC2_IN17; TIM3_CH2 alternate | MONITOR_MUX_A2 | OK | Verified provisional candidate |
| MONITOR_MUX_A3 | CN7 pin 34 | PB0 / A3 | GPIO; ADC3_IN12 / ADC1_IN15; TIM3_CH3 alternate | MONITOR_MUX_A3 | OK | Verified provisional candidate |
| TEMP_FREQ_CAPTURE | TBD | TBD | Timer capture required | RESERVED / unassigned | OK — deliberately unassigned | Verification required |
| POWER_MONITOR_ADC | TBD | TBD | ADC input required | RESERVED / unassigned | OK — deliberately unassigned | Verification required |
| POWER_TOO_LOW | TBD | TBD | Digital input/logic TBD | RESERVED / unassigned | OK | Verification required |
| POWER_TOO_HIGH | TBD | TBD | Digital input/logic TBD | RESERVED / unassigned | OK | Verification required |
| GLOBAL_RETURN_FAULT | TBD | TBD | Digital input/logic TBD | RESERVED / unassigned | OK | Verification required |
| POWER_PEAK_RESET | TBD | TBD | Digital output TBD | RESERVED / unassigned | OK | Verification required |
| GLOBAL_LASER_DISABLE | TBD | TBD | Shutdown output TBD | RESERVED / unassigned | OK | Verification required |
NUCLEO unassigned Morpho pins marked NC: all CN7/CN10 pins except PA0/CN7_28, PA1/CN7_30, PA4/CN7_32, and PB0/CN7_34.
Verification results
- Components present: J_PI1, U_TEENSY1, U_NUCLEO1 only, plus net portals automatically created for labels.
- Authorized Pi↔Teensy nets verified: PI_UART_TX, PI_UART_RX, PI_I2S_BCLK, PI_I2S_LRCLK, PI_I2S_DATA_TO_TEENSY, PI_I2S_DATA_FROM_TEENSY.
- Pi power pins 1, 2, 4, and 17 are NC.
- Pi ID pins 27 and 28 are NC.
- Teensy PWM labels TEENSY_PWM_01 through TEENSY_PWM_16 are assigned to the requested pins.
- NUCLEO A0–A3 provisional monitor mux candidates are assigned only to PA0, PA1, PA4, and PB0.
- No Teensy-to-NUCLEO UART/SPI/I2C/data bus was created.
- ERC note: U_NUCLEO1 power input pins AVDD, VDD, VIN, and VBAT still report missing power because Phase 2 explicitly excludes power circuitry. These are expected open issues until the power/interface phase.
Raspberry Pi 5 connector — J_PI1
Teensy 4.1 socket module — U_TEENSY1
NUCLEO-G474RE socket/module — U_NUCLEO1
Verification results
