BOM Component Verification

padtonet.csv

Reference	Pad	Net	Notes	Fit
U1	Pin10_VCC	VBAT	Main supply	FIT
U1	Pin9_VCC_IO	VBAT	I/O supply (use VCC_IO if split)	FIT
U1	Pin6_GND	GND		FIT
U1	Pin12_GND	GND		FIT
U1	Pin14_GND	GND		FIT
U1	Pin26_GND	GND		FIT
U1	Pin30_GND	GND		FIT
U1	Pin33_GND	GND		FIT
U1	Pin39_GND	GND		FIT
U1	Pin53_GND	GND		FIT
U1	EGP/EAGP	GND	Exposed ground pads if present	FIT
U1	Pin42_P0.26	I2C_SCL		FIT
U1	Pin44_P0.27	I2C_SDA		FIT
U1	Pin5_P0.24	GAUGE_ALERT		FIT
U1	Pin7_P0.25	GAUGE_GE		FIT
U1	Pin8_P0.16	BMI270_INT1		FIT
U1	Pin1_P0.13	BTN1		FIT
U1	Pin2_P0.14	BTN2		FIT
U1	Pin3_P0.15	LED_STATUS		FIT
U1	Pin17_P0.28	BUZZ_PWM		FIT
U1	Pin11_SWDCLK	SWCLK		FIT
U1	Pin15_SWDIO	SWDIO		FIT
U1	Pin19_RESETn	nRESET		FIT
U1	Pin31_VBUS	VBUS_PAD	Optional factory pad	FIT
U1	Pin54_USB_DP	USB_DP_PAD	Optional factory pad	FIT
U1	Pin55_USB_DM	USB_DM_PAD	Optional factory pad	FIT
U2	Pin_VDD	VBAT		FIT
U2	Pin_VDDIO	VBAT		FIT
U2	Pin_GND	GND		FIT
U2	Pin_GNDIO	GND		FIT
U2	Pin_SCL	I2C_SCL		FIT
U2	Pin_SDA	I2C_SDA		FIT
U2	Pin_CSB	VBAT	Tie high selects I²C mode	FIT
U2	Pin_SDO	GND	0Ω to GND for addr 0x68 (move to VDDIO for 0x69)	FIT
U2	Pin_INT1	BMI270_INT1		FIT
U2	Pin_INT2	NC	Leave unconnected	DNP
U3	Pin_BAT	VBAT		FIT
U3	Pin_REGIN	VBAT	0.1µF (C6) to GND	FIT
U3	Pin_VSS	GND		FIT
U3	Pin_SCL	I2C_SCL		FIT
U3	Pin_SDA	I2C_SDA		FIT
U3	Pin_ALERT	GAUGE_ALERT		FIT
U3	Pin_GE	GAUGE_GE		FIT
U3	Pin_TS	TS_SENSE		FIT
U3	Pin_REG25	REG25	1µF (C7) to GND	FIT
U3	Pin_SRP	BAT_SENSE	EOS-only: SRP=SRN; tie node to VBAT	FIT
U3	Pin_SRN	BAT_SENSE	EOS-only: SRP=SRN; tie node to VBAT	FIT
BH1	+	VBAT	CR2477 holder positive	FIT
BH1	-	GND	CR2477 holder negative	FIT
BAT1	N/A	N/A	User-replaceable cell; not soldered	SHIP_SEPARATE
C3a	1	VBAT	22µF bulk	FIT
C3a	2	GND		FIT
C3b	1	VBAT	22µF bulk	FIT
C3b	2	GND		FIT
C3c	1	VBAT	22µF bulk	FIT
C3c	2	GND		FIT
C3d	1	VBAT	22µF bulk	FIT
C3d	2	GND		FIT
C3e	1	VBAT	22µF bulk	FIT
C3e	2	GND		FIT
C3f	1	VBAT	22µF bulk	FIT
C3f	2	GND		FIT
C2	1	VBAT	10µF near U1	FIT
C2	2	GND		FIT
C8	1	VBAT	100nF at BH1	FIT
C8	2	GND		FIT
C1	1	VBAT	100nF at U1 VCC	FIT
C1	2	GND		FIT
C9	1	VBAT	100nF at U1 VCC_IO (use VCC_IO if split)	FIT
C9	2	GND		FIT
C4	1	VBAT	100nF at U2 VDD	FIT
C4	2	GND		FIT
C13	1	VBAT	1µF at U2 VDD	FIT
C13	2	GND		FIT
C5	1	VBAT	100nF at U2 VDDIO	FIT
C5	2	GND		FIT
C14	1	VBAT	1µF at U2 VDDIO	FIT
C14	2	GND		FIT
C6	1	VBAT	0.1µF at U3 REGIN	FIT
C6	2	GND		FIT
C7	1	REG25	1µF at U3 REG25	FIT
C7	2	GND		FIT
R3	1	I2C_SCL	SCL pull-up 4.7k	FIT
R3	2	VBAT		FIT
R4	1	I2C_SDA	SDA pull-up 4.7k	FIT
R4	2	VBAT		FIT
R5	1	BTN1	BTN1 pull-up 10k	FIT
R5	2	VBAT		FIT
R6	1	BTN2	BTN2 pull-up 10k	FIT
R6	2	VBAT		FIT
R1	1	VBAT	LED current limit 470Ω	FIT
R1	2	LED_ANODE		FIT
R2	1	BUZZ_PWM	Piezo series 150Ω	FIT
R2	2	PIEZO_PLUS		FIT
R7	1	REG25	TS pull-up 10k	FIT
R7	2	TS_SENSE		FIT
R8	1	U2_SDO	0Ω strap	FIT
R8	2	GND	Addr 0x68; move to VDDIO for 0x69	FIT
TH1	1	TS_SENSE	10k NTC	FIT
TH1	2	GND		FIT
D1	Anode	LED_ANODE	Status LED	FIT
D1	Cathode	LED_STATUS		FIT
SPK1	+	PIEZO_PLUS	Piezo buzzer +	FIT
SPK1	-	GND	Piezo buzzer -	FIT
ESD1	1	BTN1	TVS at BTN1 entry	FIT
ESD1	2	GND		FIT
ESD2	1	BTN2	TVS at BTN2 entry	FIT
ESD2	2	GND		FIT
D4	1	VBAT	Battery TVS	FIT
D4	2	GND		FIT
P1	Pad	VBUS_PAD	Factory VBUS pad	DNP
C10	1	VBUS_PAD	100nF HF bypass for P1	DNP
C10	2	GND		DNP
P2	Pad	USB_DP_PAD	Factory USB DP pad	DNP
D2	1	USB_DP_PAD	USB DP ESD	DNP
D2	2	GND		DNP
P3	Pad	USB_DM_PAD	Factory USB DM pad	DNP
D3	1	USB_DM_PAD	USB DM ESD	DNP
D3	2	GND		DNP
J1	Pad1_SWCLK	SWCLK	2x3 pogo block, row1 col1	FIT
J1	Pad2_GND	GND	row1 col2	FIT
J1	Pad3_SWDIO	SWDIO	row2 col1	FIT
J1	Pad4_VTREF	VTREF	row2 col2 (tie to VBAT near U1)	FIT
J1	Pad5_nRESET	nRESET	row3 col1	FIT
J1	Pad6_GND	GND	row3 col2	FIT
C11	1	BTN1	BTN1 debounce 100nF	FIT
C11	2	GND		FIT
C12	1	BTN2	BTN2 debounce 100nF	FIT
C12	2	GND		FIT
C15	1	I2C_SCL	Snubber 33–100pF (if needed)	DNP
C15	2	GND		DNP
C16	1	I2C_SDA	Snubber 33–100pF (if needed)	DNP
C16	2	GND		DNP
C17	1	BMI270_INT1	Snubber 33–100pF (if needed)	DNP
C17	2	GND		DNP

Please impllement these connections and rouing

Thought for 31 sec

flux

Here are the net connections to be implemented:

Table

Net	Connections
Net 1	C3d:P1, C3e:P1, C3f:P1, C3c:P1, C3a:P1, C3b:P1, BH:POS
Net 2	C3f:P2, C3e:P2, C3d:P2, C3c:P2, C3a:P2, C3b:P2, BH:NEG

I can apply these net connections for you.

Resistance

470 Ω

Resistance

10kΩ

SPK1

End of Life

TP_TS

Resistance

0 Ω

Resistance

4.7kΩ

TP_LED

TP_BATSNS

R01

Resistance

0 Ω

TP_BUZZ

TP_VBAT

Resistance

10kΩ

Resistance

150 Ω

TP_SCL

TP_GND

TP_SDA

Resistance

4.7kΩ

Resistance

0 Ω

TP_ALERT

C3e

Capacitance

22uF

C3d

Capacitance

22uF

C3b

Capacitance

22uF

C10

Capacitance

0.1uF

Capacitance

0.1uF

C3f

Capacitance

22uF

C11

Capacitance

0.1uF

Capacitance

0.1uF

ESD1

Capacitance

0.1uF

ESD2

C3c

Capacitance

22uF

Capacitance

0.1uF

Capacitance

0.1uF

C12

Capacitance

0.1uF

Capacitance

22uF

Capacitance

0.1uF

C16

C15

C17

FID1

C14

JP1

FID2

TH1

End of Life

Resistance

10kΩ

C13

BTN2

FID3

BTN1

No files yet

Reviews

Documents

Documents are markdown text files which describe project goals, capture details, or even simulation outputs.

Assets

svg

11-2.svg

11-2Default

Project Name

Description

Welcome to your new project. Imagine what you can build here.

Properties

Properties describe core aspects of the project.

Pricing & Availability

Distributor	Qty 1

Controls

Welcome 👋

Flux helps you build PCBs faster with an AI teammate!

Create your account to collaborate, stay updated, fork your own version, and get instant answers from our AI agent.