LED Blinker Circuit Design

Here is the latest Gerber ZIP export:
show me where is 4g module
J_4G
The original A7672S 4G module footprint was removed from the design and replaced with a 4-pin external 4G header.
You should look for:
  • Designator: J_4G
  • Type: 4-pin 2.54 mm vertical header
  • Location: near the right edge of Zone 2
  • Pins: VCC_5V, GND_STAR, LTE_TX, LTE_RX
So there is no large 4G module on the PCB now — the board provides J_4G so you can connect an external 4G module by wires/header.
Highlight J_4G
Export 4G wiring
Verify 4G nets
Add silkscreen labels
Run final review

Refine this doc
Ask about this doc
Zone 2 Power Supply Section Notes
Implemented Rails
  • VCC_12V_RELAY: direct barrel-jack center-positive rail before F1; intended to route to Zone 1 only.
  • VCC_12V_INPUT: fused/protected 12 V input after F1 feeding AMS1117-5.0.
  • VCC_5V: AMS1117-5.0 output.
  • VCC_4V_LTE: LMR33630 buck output set by R_FB1=100kΩ and R_FB2=51.1kΩ.
  • GND_STAR: single Zone 2 ground net.
Protection and Input
  • J_PWR: DC-005 5.5 mm / 2.1 mm barrel jack, center positive assumed on pin 4, sleeve on pin 2, switched contact pin 3 marked no-connect.
  • F1: closest available library match is Bel 0ZRM0125FF1A, 1.25 A hold resettable PTC, used at the requested 1 A polyfuse position.
  • D_TVS: P6KE15A from input positive to GND_STAR.
Regulator Notes
  • AMS1117-5.0 from 12 V to 5 V is thermally sensitive: dissipation is (12V - 5V) × I_5V. Keep 5 V load modest or replace with a buck regulator for higher current.
  • LMR33630 requires support capacitors beyond the user list: C_BOOT=100nF between BOOT and SW, and C_VCC=1uF from VCC to GND_STAR. These were added from the datasheet because the regulator will not operate correctly without them.
  • LMR33630 PG pin is unused and marked no-connect.
Layout Intent
  • Place the AMS1117 GND pin at the physical star-ground marker already placed on PCB silkscreen in Zone 2.
  • Keep VCC_12V_RELAY away from the 5 V / LTE regulator section and route it only toward Zone 1 without crossing the isolation slot.
  • Keep LMR33630 SW loop compact: U_4V SW → L1 → output caps → PGND/EP.

    Implemented Rails

    Protection and Input

    Regulator Notes

    Layout Intent

Documents

    Zone 2 Power Supply Section Notes

    PCB Placement Summary

    Boundary Sweep Report

Assets

Assets are files uploaded to this project which can be used in various ways.

GLECS V4 PURE LOGIC CONTROLLER thumbnail
Welcome to your new project. Imagine what you can build here.

Properties

mm

Pricing & Availability

Distributor

Qty 1

Arrow

$18.01–$20.87

Digi-Key

$18.49–$19.04

HQonline

$2.17–$2.91

LCSC

$10.04–$10.48

Mouser

$29.39–$604.81

TME

$7.55–$7.81

Verical

$13.79–$129.66

Controls