Getting Started With Flux

flux

I couldn’t produce a faithful schematic PDF: the available PDF export covers PCB layers only, and the schematic-rendering fallback loses symbol detail. No PDF was created, and your design is unchanged.
This export limitation needs Flux support: Contact Support.

flux

I’ll make a cosmetic-only readability pass using the ten requested blocks, left-to-right signal flow and inter-block net labels. I’ll compare the complete netlist, parts and values before and after, and won’t touch PCB layout.
Thought for 1 min 53 sec
Thought for 7 sec
1/3 Capture baseline component/value inventory and complete netlist invariants

Capture baseline component/value inventory and complete netlist invariants

Arrange ten schematic blocks and clean cosmetic wiring/labels without electrical changes

Compare before/after netlist and visually check readability; stop without PCB layout

Thought for 42 sec
Awaiting 1 task
"Schematic Readability Pass" completed.

flux

The readability pass is blocked: my available controls do not support schematic canvas placement, frames, or graphical wire/net-label editing, so I made no changes.
  • Before: 328 components / 188 nets.
  • After inspection: 328 components / 188 nets.
  • Parts, values and connectivity remain untouched; no PCB layout started.
I cannot claim the rearrangement or a full before/after netlist comparison was completed. This limitation needs Contact Support.
Sign up to send

Files

Schematic

Layout

3D View

EE Review Package
Rev1 schematic handoff — 2026-10-13
Blocks1–5/7 accepted; final Blocks8+9 schematic provisions built, not layout/order approval. Inventory: 328 schematic components,188 nets; populated BOM tool:297 instances/63 grouped part types (exclusions explain difference). Professional EE review precedes layout; no firmware, simulation, placement or routing performed.
Text
9–24V isolated DC → fuse/reverse/TVS → bucks/LDOs → five-rail supervision
                                    └→ boost/clean26V →4mA IEPE
Front sensor BNC → HV protection/dividers → DAC cancellation/FDA
               → AD7768-1 → Teensy4.1 → pulse+fresh-health → isolated permit
Rear MagJack ↔ Teensy Ethernet configuration/logging
Teensy onboard microUSB: service only, rear panel removed
Decisions and panel map
Lab prototype: manufacturer-reference topologies, typical values/margins, first-board acceptance; no production qualification. Strict shutdown/isolation requirements unchanged. Accepted targets: analog±1dB5Hz–5kHz, analog+ADC delay<0.5ms; ADC51.2ksps sinc5,13.1072MHz/4/64; firmware2/5kHz bandwidth and25.6ksps detection/recording remain unimplemented.
J1 front and J7 rear use AmphenolRF031-10 insulated panel BNC. Center solder cup/shell ground tab mapping is source-confirmed by maker listing and bulkhead catalog: https://www.amphenolrf.com/031-10.html and https://media.digikey.com/pdf/Data%20Sheets/Amphenol%20PDFs/BNC%2050%20ohm%20bulkhead%20receptacles.pdf . J1→X3 sensor signal/localGND; J7→X1 terminal8/floating VibRunner digital ground. J7 nets contain only relay/TVS/testpoints/harness/BNC: neither conductor joins localGND or CHASSIS. Insulating panel stack and assembled isolation mandatory.
J8 rear SwitchcraftL712A, matching 761K locking plug; functional CENTER_PIN→X2:1→F1, SLEEVE→X2:2 localGND, SHUNT NC. Maker product page confirms5A/24V; catalog identifies761K mate: https://www.switchcraft.com/dc-power-jack-0-100-2-5mm-pin-solder-lugs-termination-long-bushing/l712a/ and https://www.marutsu.co.jp/contents/shop/marutsu/datasheet/L712A.pdf . Functional identifiers are not numbered physical lugs. Direct maker drawing downloads were security-blocked; physical lug identification/panel geometry remain unqualified. Insulate metal bushing from CHASSIS; verify plug polarity/contact continuity before soldering. Adapter tolerance/transients at24V require checking against jack rating.
J5 RJ45 rear, shell/BobSmith CHASSIS only; PHY CTs C94→localGND unchanged. LED1Power white/2Armed green/3Bypass amber/5Tripped red/4Fault amber require front board edge, common lightpipe alignment; spacing/height resolve in layout. No USB-C. Cut TeensyVUSB–VIN before first use; sensor unplug before USB, USB removed before sensor reconnect.
TEDS R127/R1280805 DNP0Ω rework links retain PCB footprints, excluded BOM/P&P. Pad1=IEPE_ENTRY/GND respectively; both pad2 explicitly NC. Default absent links create no populated loading or control path; no bridge, negative-voltage circuit, reserved GPIO or working Class1 readout claim.
ERC and prioritized EE checks
, down9Errors. Standard KiCad PowerOut flags #FLG1/2/P3 declare actual U8OUT1→5VA/U9OUT1→3V3A/U13OUT6→26V_IEPE; SENSE/SW untouched. No suppression.
  • Error IC1:IN_A, SHUTDOWN_PUMP_INPUT_5V: physically U6:B+R23 connected; U6:B library type Unspecified. Repair bidirectional terminal model without pad/net change.
  • Warning IC1:GND PowerInput versus X3:2 Bidirectional onGND: make harness pins Passive, IC ground Ground.
  • Warnings D1:1/2 floating-pair TVS and D9:1/2/3 GND/TEENSY_3V3/bias clamp unspecified: add sourced passive function/polarity metadata. Available instance tools expose no terminal override; unresolved, not waived.
Priority: strict≤1ms shutdown/open-on-fault/leakage/assembled isolation; analog bandwidth/delay/calibration and IEPE compliance/TVS leakage; rails/load/clock/memory and panel/socket fit. Recording power-loss durability/hold-up remains unsolved. Verify on bench; ERC is not safety proof.
Compact BOM exceptions
Common resistors/capacitors aggregate; exact precision/protection parts unchanged. Snapshot availability is not reservation:

Table

ItemAssembly / sourcing exception
Y1 EpsonSG8018Authorized preprogrammed13.107200MHz HAND-FIT/CONSIGNED; stockUNVERIFIED, zero BOM SKUs
U31/J2/J3/J6Teensy/socket/male-strip/2mm ribbon assembly HAND-FIT; mating fit unqualified
U36/U37On-module PSRAM/flash HAND-FIT, not carrier footprints
BT1/cellBA2032SM LCSCUNSTOCKED(0), DigiKey80065 snapshot; looseCR2032 procure separately
J1/J7/J8/761KPanel parts HAND-FIT; stockUNVERIFIED; insulating hardware required
J5Through-hole HAND-FIT/CONSIGNED; LCSC5/HQ316 snapshot
U24AD7768-1 LCSC13 snapshot: stock risk, authorized consignment fallback
R127/R128DNP, footprints retained; excluded purchasing/P&P
Existing controlling circuit evidence: project-specification, shutdown-focused-review, power-design-notes and iepe-input-design-notes. Stop for user/EE review.

  • Rev1 schematic handoff — 2026-10-13

  • Decisions and panel map

  • ERC and prioritized EE checks

  • Compact BOM exceptions