Schematic of [Multi-layer] JLCPCB Constraints